## Philips Usfa B.V.

# FAUITFINDING INSTRUCTIONS <br> for CRYPTOMODUIE OFAROFIEX TRAIINING MANUAL 

## APPENDICES

PHILIPS

# FAULITFINDING INSTRUCTIONS for CRYPToMODULIE Of AROFIEM TRAINING MANUAL 

## APPENDICES

Document No. 20.0051-E-1084 (9922 154 12101)
Printed in The Netherlands
All rights strictly reserved. Reproduction or issue to third parties, in any form whatsoever, is not permitted without the written consent of the proprietors. In addition Philips Usfa B.V. Eindhoven, The Netherlands, reserve the right to make modifications and improvements in their design without prior notice.

Philips Usfa B.V. Meerenakkerweg 15600 MD Eindhoven, The Netherlands. Tel: (0)40 722600.

Telex: 51732 USFAE NL

## 1. SAFETY

Read this page carefully before installation and use of the instrument.

### 1.1 INTRODUCTION

The instrument described in this manual is designed to be used by properly-trained personnel only.
Adjustment, maintenance and repair of the exposed equipment shall be carried out only by qualified personnel who are aware of the hazards involved.

### 1.2 SAFETY PRECAUTIONS

For the correct and safe use of this instrument it is essential that both operating and servicing personnel follow generally-accepted safety procedures in addition to the safety precautions specified in this manual. Specific warning and caution statements, where they apply, will be found throughout the manual.
Where necessary, warning and caution statements and/or symbols are marked on the apparatus.

### 1.3 CAUTION AND WARNING STATEMENTS

CAUTION is used to indicate correct operating or maintenance procedures in order to prevent damage to or destruction of equipment or other property.
WARNING calls attention to a potential danger that requires correct procedures or practices in order to prevent personal injury.

### 1.4 SYMBOLS

Read the operating instructions

### 1.5 IMPAIRED SAFETY-PROTECTION

Whenever it is likely that safety-protection has been impaired, the instrument must be made inoperative and be secured against any unintended operation. The matter should then be referred to the appropriate servicing authority.
Safety protection is likely to be impaired if, for example. the instrument fails to perform the intended measurements or shows visible damage.

## 2. GENERAL INFORMATION

The Logic Multimeter PM 2544 combines the traditional multimeter measurements of all standard electrical parameters including frequency, time and peak, with a 'signature analysis' facility for data-flow comparison, making it the ideal tool for measurements in digital cicuits.
Other facilities include autoranging, a relative reference mode for comparison checks, and overload protection with visual and audible indication.

The instrument is intended for mains operation from a nominal $220 \mathrm{~V}, 50 \mathrm{~Hz}$ supply, but can be adapted to other mains input voltages.
In the signature analysis function, signatures are checked against normal listing in documentation or against a preloaded plug-in memory.

As an aid to understanding the various functions and facilities provided by the logic multimeter, these are briefly outlined in the following subsections.

### 2.1 SIGNATURE ANALYSIS

Briefly, signature analysis can be described as a data-flow comparison technique that enables the testing of microprocessor-controlled and other digital equipment down to component level.
The signature is a serial data flow of any length compressed to a single 4 -bit character code, which enables the presence of the correct signal to be checked at any point in the circuit under test. Due to the method of compressing, and the fact that a 4-bit character code in hexadecimal can contain up to 65,536 different values, the signatures obtained can each be considered as unique.
To assure reproduceable conditions, 'start' and 'stop' pulses (for defining the time period) and the clock pulse are taken from the circuit under test, which is running in a defined routine.

To enable different types of logic circuits to be tested the high and low levels are settable for data input as well as for start, stop and clock signal. Also the edge of last signals can be selected for maximum freedom and performance.

A 'qualifier' function is available to eliminate certain parts in the signal flow that cannot be reproduced and should therefore be neglected in composing the signature.

The standard method of working with signature analysis is to compare the signatures found in circuit with the ones listed for the different modes in the documentation.

However, the Philips PM 2544 offers the additional feature of storing the signatures in plug-in memory modules to facilitate testing. Each memory module is loaded by making measurements on a correctly-functioning instrument and can then be subsequently used for testing identical instruments.
The memory modules are compact and easy to exchange.

### 2.1.1 Taking a Signature

Signatures are captured in the free-running or hold mode from the signal sampled by the data probe under the control of the start, stop and clock and, if necessary, the qualifier signals sampled by the pod (see Section 6.3).
The signatures are displayed if four hexadecimal characters ( 0 to 9 and ACFHPU).
Unstable signatures are marked by ' $\sim$ '. In the 'latch unstable signature' mode, unstable signatures can be captured out of a continuous stream of data and displayed.

### 2.1.2 Signal Levels

The trigger levels of the data probe and pod can be independently set to either TTL or VAR(iable). In the variable position the data probe high and low levels and the pod level can be independently set between +12.7 V and -12.7 V . The default levels for VAR (at switching on) are for CMOS 5 V logic. All trigger levels can be displayed. The trigger edges of start, stop and clock and the qualifier high or low level can be selected.

### 2.1.3 Data Probe with Logic-State Indicator

The data probe carries a pushbutton switch and a LED indicator for the 'hold' mode and a second LED to indicate low, high or undefined for the logic state. Small pulse are shown via a pulse stretcher.

### 2.2 MEMORY MODULE OPTION

An optional feature consists of a module holder that can be attached to an instrument to accommodate plug-in memory modules for long-term storage of 125 signatures per module. Such a module may be loaded with signatures and preset values for trigger level and trigger edges by making measurement on the first memory location in the 'store' mode. Later, measured signatures may be compared with the stored in a memory. An incorrect signature is indicated by an error $(E)$ in the display accompanied by two audible alarm signals. A correct signature is indicated with one audible signal.

### 2.3 OTHER LOGIC FUNCTIONS

Several other measuring functions can be made via the data probe including peak voltages and frequency measurements. In conjunction with the start and stop inputs, time measurements and event counting are also possible.
Briefly these facilities comprise:

## Peak Voltage

Positive or negative peaks with a minimum pulse-width of 20 ns (at repetition rates of 20 Hz minimum) can be measured with $0,1 \mathrm{~V}$ resolution in the range between +12.6 V and -12.6 V .

Frequency
Frequency is measured in four ranges up to 20 MHz maximum on a 5 -digit display, with auto-ranging. The trigger level is settable as for signatures.

## Time Measurement

The time interval between the start and stop signals can be measured in eight ranges (with auto-ranging) between 100 ns resolution and $10^{5} \mathrm{~s}$. The minimum pulse width of start and stop pulses is 100 ns . Trigger levels are settable as for signatures.

## Event Counting

The number of low to high transitions during a gate time defined by the start and stop pulses are counted up to a maximum of $10^{11}$ counts with a resolution of 5 digits. The minimum time spacing between two counts is 50 ns . Event counting is an automatic function using auto-ranging.

## Overload Protection

The data probe and pod inputs are protected against voltage overloads of 150 V a.c. or d.c. continuously, and 250 V a.c. or d.c. for maximum of 10 seconds, with a maximum of 350 V peak.
The ground is floating with respect to earth. Maximum common mode voltage $30 \mathrm{Vrms}, 42.4 \mathrm{~V}$ peak.

### 2.4 STANDARD MULTIMETER FUNCTIONS

The standard functions for voltage, current and resistance measurements are available with overload protection and relative reference facilities.


#### Abstract

Voltages Voltage measurements with manual or auto-ranging can be made to a maximum of 450 V with a resolution of $100 \mu \mathrm{~V}$ max. on a 5 -digit display (with $10 \%$ overrange). The a.c. measurements are a.c. coupled r.m.s. with a bandwidth of 20 kHz .


DC currents
Two ranges ( 100 mA and 10 A ) are used for d.c. current measurements on a 5 -digit display (with $10 \%$ overranges). The 100 mA range is fuse-protected.

## Resistance Measurements

Resistance values between $0,1 \Omega$ resolution and $10 \mathrm{M} \Omega$ full-scale are measured in five manual or automatic ranges. Continuity tests can be performed in all resistance ranges in the manual-ranging mode, a sound singnal being produced at display values less than 100 .

Relative Reference Mode (zero set)
If necessary, voltage, current and resistance can be measured in the relative reference mode, where each measured value may be stored as a reference value. In this mode, successive measurements are indicated as positive or negative deviations from the stored value. A required reference value can also be set manual on the instrument.

## Overload Protection

An overload occurring on voltage or current ranges is indicated visually by 'OL' on the display. The voltage ranges are protected against overloads up to 450 Vrms : the resistance ranges are protected up to 250 Vrms input. An audible warning is given in case of $>450 \mathrm{~V}$ in the highest range of the voltage functions and $>110 \mathrm{~mA}$ and 11 A in the current functions.

## 3. CHARACTERISTICS

### 3.1 PERFORMANCE CHARACTERISTICS

Properties expressed in numerical values with stated tolerances are guaranteed by N.V. Philips' Gloeilampenfabrieken. Specified non-tolerance numerical values indicate those that could be nominally expected from the mean of a range of identical instruments.
This specification is valid after the instrument has warmed up for 15 minutes (reference temperature $23^{\circ} \mathrm{C} \pm 1^{\circ} \mathrm{C}$ ).

### 3.1.1 Signatures

Measuring modes : with or without qualifier, repetitieve or single measurement with data-hold and 'latch unstable signature' mode
Display
Unstable indication
4 characters (0 to 9, ACFHPU)
Display refreshment
with '~' sign each 300 ms except for unstable signatures, which are shown immediately

INPUTS

- Data input
- Clock, Start, Stop
and Qualifier
- Input impedance
via data probe provided with 'hold' switch and indicators for hold mode and logic state
via POD
data probe
$142 \mathrm{k} \Omega$ to logic $0 / / 25 \mathrm{pF}$ $77 \mathrm{k} \Omega$ to $0,78(\mathrm{dL}+\mathrm{dH}) \mathrm{V}$
: POD
$100 \mathrm{k} \Omega$ to logic $0 / / 25 \mathrm{pF}$
- V open data probe : mean value of dL and dH , between +9.2 and -7.2 V
- Protection

150 V continuously 250 V for 10 seconds
(max. peak 350 V )

### 3.1.2 Trigger Levels and Edges

| Selection | TTL or VARiable |  |  |
| :---: | :---: | :---: | :---: |
|  | TTL |  | VAR |
| Data low | $<0.8 \mathrm{~V}$ | $\begin{aligned} & \text { default CMOS } \\ & <1.5 \mathrm{~V} \end{aligned}$ | setting range independently adjustable |
| Data high | $<2.0 \mathrm{~V}$ | $<3.5$ V | Between <br> + and - |
| POD | 1.4 V | 2.5 V | $\begin{aligned} & 12.7 \mathrm{~V} \\ & \text { in } 0.1 \mathrm{~V} \text { steps } \end{aligned}$ |

The default value for VARiable setting is for CMOS 5 V and is automatically set at switching on.
All levels can be shown in the display.
The trigger edges for clock start and stop and the low/high level of the qualifier can be selected and are indicated by LEDs.

### 3.1.3 Timing Data

Clock
: maximum frequency 20 MHz minimum pulse width 20 ns
Gate length : min. 1 clock cycle, max. no limit Time between gates: min. 1 clock cycle

|  | Data probe | Start, Stop, Qualifier |
| :--- | :---: | :---: |
| Set-up time | 10 ns | 20 ns |
| Hold time | 0 | 0 |

### 3.1.4 Logic State Indicator

| Indicator | : LED on data probe <br> bright for $>\mathrm{dH}$ <br> off for $<\mathrm{dH}$ <br> dim for $>\mathrm{dL},<\mathrm{dH}$ |
| :--- | :--- |
| Minimum detectable <br> pulse width | : 20 ns shown on LED for <br> at least 100 ms |
| Trigger levels | $:$ as for signatures |

### 3.1.5 Memory Modules (Option PM 9140/PM 9141)

This memory option enables the instrument to be adapted fore use with memory modules that provide direct comparison of measured signatures previously stored in a module. Any incorrect signature detected during measurement gives an error indication in the display and an audible alarm signal.
Storage capacity : trigger levels for probe and pod separate trigger edges for normal and qualified mode maximum of 125 signatures
Read time $1 \mathrm{~ms} /$ signature
Loading : via PM 2544, using 'store' mode
Supply

### 3.1.6 Peak Voltage Measurements

Input
Measuring mode

## Range

Resolution
Accuracy $\quad: \pm 2 \%$ of reading $\pm 0.2 \mathrm{~V}$ $\pm 2 \%$ of peak to peak value
Minimum pulsewidth : 20 ns
Maximum repetition
time $\quad: 50 \mathrm{~ms}$
3.1.7 Frequency Measurements

| Input | $:$ via data probe |
| :--- | :--- |
| Ranges | $:$ autoranging 100 kHz, |
|  | $1 \mathrm{MHz}, 10 \mathrm{MHz}$. and 20 MHz. |
| Minimum pulse width: | 20 ns. |
| Resolution | $: 1 \mathrm{in} \mathrm{100,000} \mathrm{counts}$ |
|  | $(1 \mathrm{~Hz}$ in 100 kHz range) |
| Gate time | $: 1$ second |
| Trigger mode | $:$ positive edge, passing low and |
|  | high threshold level |
| Trigger level | $:$ adjustable as for signatures |
| Accuracy | $: \pm 0,01 \%$ of reading $\pm 1$ count |

### 3.1.8 Time Measurements

| Input <br> Ranges | $:$via POD: start and stop <br> autoranging 10 ms to $10^{5} \mathrm{~s}$ <br> in eight ranges |
| :--- | :--- |
|  | $:$1 in 1000,000 counts <br> Resolution |
|  | $(100 \mathrm{~ns}$ in 10 ms range) |
| Start and stop pulses edge: | selectable |
| Trigger level | $:$ adjustable as for signatures |
| Minimum pulse width | $: 100 \mathrm{~ns}$ |
| Accuracy | $: 0.01 \%$ of reading $\pm 2$ counts |

### 3.1.9 Event Counting

Input : event via data probe
Ranges
Resolution
Trigger mode data
Trigger level
Start and stop pulses Accuracy
start and stop via POD
$10^{5}$ to $10^{11}$ in seven ranges, autoranging
1 in 100,000
positive edge, passing low and high threshold
as for signature
as for time measurement at input frequency $<10 \mathrm{MHz} \pm 1$ count $>10 \mathrm{MHz} \pm 2$ counts

### 3.1.10 Multimeter

| MEASURING QUANTITY | $V_{D C}$ $V_{\text {AC }}$ <br>  AC-coupled RMS <br> (crest factor 2) | ${ }^{1} \mathrm{DC}$ | R |
| :---: | :---: | :---: | :---: |
| Ranges all auto-or manual ranging | $\begin{aligned} & 1000 \mathrm{mV} \\ & 10 \mathrm{~V} \\ & 100 \mathrm{~V} \\ & 1000 \mathrm{~V}(\max .450 \mathrm{~V}) \end{aligned}$ | $\begin{array}{r} 100 \mathrm{~mA} \\ 10 \mathrm{~A} \end{array}$ | Range Current <br> $1000 \Omega$ 1 mA <br> $10 \mathrm{k} \Omega$ $100 \mu \mathrm{~A}$ <br> $100 \mathrm{k} \Omega$ $10 \mu \mathrm{~A}$ <br> $1 \mathrm{M} \Omega$ $1 \mu \mathrm{~A}$ <br> $10 \mathrm{M} \Omega$ 100 nA |
| Max resolution | $100 \mu \mathrm{~V}$ | $10 \mu \mathrm{~A}$ | $0.1 \Omega$ |
| Accuracy $\pm \%$ reading $\pm$ digits | $\begin{array}{ll}  \pm 0.2 \% \pm 5 \mathrm{~d} & \pm 0.500 \pm 10 \mathrm{~d} \\ & (40 \mathrm{~Hz} 1 \mathrm{kHz}) \\ & \pm 0.10 \% \pm 10 \mathrm{~d} \\ & (1 \mathrm{kHz} 10 \mathrm{kHz}) \\ & \pm 5 \% \pm 10 \mathrm{~d} \\ & (10 \mathrm{kHz} \quad 20 \mathrm{kHz}) \end{array}$ | $\pm 0.50 \% 10 \mathrm{~d}$ | $\pm 0.5 \% \pm 100$ <br> except $M \Omega$ range with $\pm 1 \% \pm 10 \mathrm{~d}$ |
| Temperature coefficient $\pm{ }^{\circ} \%$ of reading $/{ }^{\circ} \mathrm{C}$ | $\pm 0.03 \% \quad \pm 0.03 \%$ | $\pm 0.05 \%$ | $\begin{aligned} & \pm 0.03 \% \text { to } 1 \mathrm{M} \\ & \pm 0.05 \% \text { in } 10 \mathrm{M} \\ & \text { range } \end{aligned}$ |
| Input characteristics | up to 10 V up to 10 V <br> $9.8 \mathrm{M} \Omega$ $2 \mathrm{M} \Omega / / 50 \mathrm{pF}$ <br> over 10 V over 10 V <br> $8.85 \mathrm{M} \Omega$ $1.8 \mathrm{M} \Omega / 50 \mathrm{pF}$ | voltage over input <200 mV | voltage at open input: 3 V |
| Common-mode (CM) Rejection <br> Maxımum CM voltage <br> Series mode rejection at 50 Hz | d.c $\quad 100 \mathrm{~dB}$ $0 \mathrm{C} \quad 100 \mathrm{~dB}$  <br> 50 Hz 100 dB 50 Hz 80 dB <br>  250 V  <br>    <br> 80 dB   | $250 \mathrm{~V}_{\text {a.c or d.c }}$ | $250 \mathrm{~V}_{\text {a.c }}$ or d.c. |
| Response time <br> - excluding ranging <br> - including ranging | $\begin{array}{ll} <0.8 \mathrm{~s} & <1 \mathrm{~s} \\ <1 \mathrm{~s} & <5 \mathrm{~s} \end{array}$ | $<085$ | $\begin{aligned} & <0.8 \mathrm{~s} \\ & <\quad 2 \mathrm{~s} \end{aligned}$ |
| Overload protection <br> Bleeper warnings | $450 \mathrm{Vr.ms} 630 \mathrm{Vp}$ $>450 \mathrm{Vrms} \text { in range } 1000 \mathrm{~V}$ | 100 mA range <br> 250 V r.m.s <br> 350 Vp <br> Fuse 315 mAF <br> 10 A range <br> no protection $\begin{aligned} & >110 \mathrm{~mA} \\ & >11 \mathrm{~A} \end{aligned}$ | $\begin{aligned} & 250 \mathrm{Vr.m} \mathrm{~s} \\ & 350 \mathrm{Vp} \end{aligned}$ <br> < 100 counts in MAN ranging mode |
| Maximum relative reference reading (ZERO SET) | $\begin{array}{ll} -31.000 & -20.000 \\ +31.000 & +31.000 \end{array}$ | $\begin{array}{r} -31.000 \\ +31.000 \end{array}$ | $\begin{array}{r} -20.000 \\ +31.000 \end{array}$ |

Display $\quad 4^{\prime} / 2$ digit
max. reading 11.000 to: absolute measurements
20.000 or 31.000 for relative reference measurements
polarity function. auto/manual and offset indication in display
Overload indicated by OL in display

### 3.2 SAFETY CHARACTERISTICS

This appartus has been designed and tested in accordance with Safety Class I requirements of IEC Publication 348 Safety Requirements for Electronic Measuring Apparatus. VDE0411 and has been supplied in a safe condition. This manual contains some informations and warnings which must be followed by the user to ensure operation and to retain the apparatus in a safe condition.

### 3.3 ENVIRONMENTAL CONDITIONS

The environmental data mentioned in this instruction manual are based on the results of the manufacturer's checking procedures.
Details on these procedures and failure criteria are supplied on request by the PHILIPS organisation in your country, or by N.V. PHILIPS' GLOEILAMPEN FABRIEKEN. SCIENTIFIC \& INDUSTRIAL EQUIPMENT DIVISION. EINDHOVEN. THE NETHERLANDS.

### 3.3.1 Climatic Conditions

In accordance with Group 1 of IEC 359 with extension of the temperature limits.

Reference temperature : $23^{\circ} \mathrm{C} \pm 1^{\circ} \mathrm{C}$
Rated range of use : $0^{\circ} \mathrm{C} \ldots 45^{\circ} \mathrm{C}$
Limit range of storage
and transport $\quad:-40^{\circ} \mathrm{C} \ldots+70^{\circ} \mathrm{C}$
Relative Humidity : $20 \ldots 80 \%$ non-condensing max. dew-point $25^{\circ} \mathrm{C}$

### 3.4 INITIAL CHARACTERISTICS

Maximum dimensions

| - Height | $: 107 \mathrm{~mm}$ |
| :--- | :--- |
| - Width | $: 225 \mathrm{~mm}$ |
| - Depth | $: 305 \mathrm{~mm}$ |
| Maximum weight (mass) | $: 2,8 \mathrm{~kg}$ |
| Cabinet material | $:$ ABS |

### 3.5 MAINS SUPPLY CONDITIONS

In accordance with IEC 359, Group S2
Mains supply voltage: 220 Vac (instrument can be adapted for $92 \mathrm{~V}, 110 \mathrm{~V}$, $128 \mathrm{~V}, 202 \mathrm{~V}$ and 238 V . Refer to the Service Manual.
Rated range of use : $\pm 10 \%$
Mains supply frequency: $50 \mathrm{~Hz} \pm 1 \%$
Rated range of use: 48 Hz to 63 Hz
Power consumption : 20 VA

### 3.6 ELECTROMAGNETIC INTERFERENCE

This instrument meets the requirements of CISPR-Publ. 11.

### 3.7 CALIBRATION

$\begin{array}{lll}\text { Calibration interval } & 6 \text { months } \\ \text { Warm-up time before calibration : } & 1 \text { hour }\end{array}$

### 3.3.2 Mechanical Requirements

In accordance with Group 2 of IEC 359.

## 4. ACCESSORIES

### 4.1 SUPPLIED WITH THE INSTRUMENT

Measuring leads with probes PM 9266.
Mains cable.
Data Probe with GROUND lead, spare probe tips and DIL test caps.
POD with START (green), STOP (red), CLOCK (yellow) and GROUND (black) lead.
Measuring clips for START, STOP, CLOCK and GROUND.
Accessory case
Spare fuses
63 mA for $202 \mathrm{~V}, 210 \mathrm{~V}, 220 \mathrm{~V}, 238 \mathrm{~V}$ mains SLOWBLOW

125 mA for $92 \mathrm{~V}, 110 \mathrm{~V}, 128 \mathrm{~V}$ mains
315 mA Multimeter input fuse
100 mA Multimeter power supply
SLOWBLOW

## FAST

SLOWBLOW
(250V DIN 41571)

Operating manual
NOTE: All PHILIPS oscilloscope probe accessores can be used in combination with the data probe.
The data probe. POD and PM2544 are a unit
One of the elements should not be replaced without adjustment. Refer to the Service Manual of the PM2544.

### 4.2 OPTIONALLY AVAILABLE

- 1 Memory module adaptor PM 9140/01 with 3 memory modules.
- 3 Memory modules PM 9141/01.


Memory Option

## 5. INSTALLATION INSTRUCTIONS

### 5.1 INITIAL INSPECTION

Check the contents of the shipment for completeness and note whether any damage has occurred during transport. If the contents are incomplete, or there is damage, a claim should be filed with the carrier immediately, and the Philips sales organisation should be notified in order to facilitate the repair or replacement of the instrument.

### 5.2 SAFETY INSTRUCTIONS

### 5.2.1 Earthing (Groundling)

Before any other connection is made the instrument shall be connected to a protective earth conductor in one of the following ways:

- via the three-core mains cable; the mains plug shall be inserted only into a socket outlet provided with a protective earth contact. The protective action shall not be negated by the use of an extension cord without protective conductor.

WARNING Any interruption of the protective conductor inside or outside the instrument, or disconnection of the protective earth terminal, is likely to make the instrument dangerous. Intentional interruption is prohibited.

### 5.2.2 Mains Voltage Setting and Mains fuse

- Before inserting the mains plug into the mains socket, make sure that the instrument is set to the local mains voltage.

NOTE: If the mains plug has to be adapted to the local situation, such adaption should be done by a qualified person only

- The instrument shall be set to the local mains voltage only by a qualified person who is aware of the hazard involved.
From the factory on the PM 2544 is set to a local mains voltage of 220 V . For modification to $92 \mathrm{~V}, 128 \mathrm{~V}, 202 \mathrm{~V}$ or 238 V refer to the service manual of this instrument.

Make sure that only fuses of the required current rating, and of the specified type, are used for renewal. The use of repaired fuses, and/or the short-circuiting of fuse holders, are prohibited.
The fuse is located in a holder on the rear panel, adjacent to the mains socket. To replace it, first remove the mains cable and prise out the lift-out lug with a screwdriver.'


The fuse shall be renewed only by a qualified person who is aware of the hazard involved.

WARNING The instrument shall be disconnected from all voltage sources when a fuse is to be renewed, or when the instrument is to be adapted to a different mains voltage.

### 5.2.3 Operating Position of the Instrument

The instrument may be used in any position. Do not position the instrument on any surface that produces or radiates heat, or in direct sunlight for long periods.

## 6. OPERATING INSTRUCTIONS

### 6.1 GENERAL INFORMATION

This section outlines the procedures and precautions necessary for operation. It identifies and breifly describes the functions of the front and rear panel controls and indicators, and explains the practical aspects of operation to enable an operator to evaluate quicly the instrument's main functions.

### 6.2 SWITCHING ON

After the instrument has been connected to the mains (line) voltage in accordance with clauses 5.2.1. and 5.2.2 it can be switched on.
Having switched on the instrument, it is immediately ready for use.
With normal installation, in accordance with Section 5 and after a warming-up time of 15 minutes, the characteristics specified in Section 3 are valid.

### 6.3 LOGIC METER FUNCTIONS



### 6.3.1 General Information

This section describes the functions of the PM 2544 that are referred to as logic functions, and are measured via the data probe and/or the pod.
Basically, these are the functions of voltage, current and resistance, require a data stream for measurement purposes.
These logic functions are selected by the left-hand positions of the function selection switch as shown.

### 6.3.1.1 Function selection summary

The following table summarizes the facilities available and functions that need to be selected to perform the various logic measurements.

| FUNCTION | RANGES | DATA PROBE INPUT | POD INPUT |
| :---: | :---: | :---: | :---: |
| Hz | $\begin{aligned} & \text { auto-ranging } \\ & 100 \mathrm{kHz} \\ & 1 \mathrm{MHz} \\ & 10 \mathrm{MHz} \\ & 100 \mathrm{MHz} \\ & \text { (max. } 20 \mathrm{MHz} \text { ) } \end{aligned}$ | DATA INPUT GND <br> STATE LED |  |
| s | $\begin{array}{r} \text { auto-ranging } \\ 10 \mathrm{~ms} \\ 100 \mathrm{~ms} \\ 1000 \mathrm{~ms} \\ 10 \mathrm{~s} \\ 100 \mathrm{~s} \\ 1000 \mathrm{~s} \\ 10.000 \mathrm{~s} \\ \text { (min. } 100 \mathrm{~ns} \text { ) } \end{array}$ |  | $\begin{aligned} & \text { START } \\ & \text { STOP } \\ & \text { GND } \end{aligned}$ |
| EVENTS | $\begin{gathered} \text { auto-ranging } \\ 100.000 \\ 100.000 \mathrm{M} \end{gathered}$ | DATA INPUT <br> GND <br> STATE LED | START STOP GND |
| SIGNATURE (NORMAL) <br> (QUALIFIED) |  | DATA INPUT <br> GND <br> STATE LED <br> HOLD/RUN <br> -RESET SWITCH <br> DATA INPUT <br> GND <br> STATE LED <br> HOLD/RUN <br> -RESET SWITCH | START STOP CLOCK GND <br> START STOP QUAL. CLOCK GND |
| Vpeak | $-12.6 \mathrm{~V}$ <br> up to <br> $+12.6 \mathrm{~V}$ <br> (maximum <br> repetition <br> time 50 ms ) <br> Modes: <br> $\checkmark$ top ^ <br> V bottom v | DATA INPUT <br> GND <br> (ignore <br> STATE LED) | . |


| TRIGGER SELECTION - HZ, s, EVENTS, SIGNATURE |
| :---: |
| Trigger level selection of DATA and/or POD: <br> - TTL (initial) <br> - VARiable (default CMOS 5 V ) |
| Trigger edge selection: <br> - RISING or FALLING for START, STOP, CLOCK |
| Trigger level selection of QUALIFIER: <br> -HIGH or LOW |

### 6.3.1.2 Trigger level selection

To provide for measurements in a variety of logic circuits, appropriate trigiger levels can be selected, as given in the following table.

| TRIGGER <br> LEVEL <br> TABLE | POWER ON | DATA and <br> or POD | RCL |
| :--- | :---: | :---: | :---: |
|  | TTL | CMOS 5 V |  |

At initial switch-on of the PM 2544 TTL trigger levels are selected. CMOS 5 V or variable trigger levels are obtain able by selecting DATA and/or POD. The default value for VARIABLE is CMOS 5 V .
The state LED on the probe will indicate correct triggering if the input signal is measured with the data probe while adjusting the trigger level.

## INITIAL TTL (DATA and/or POD)

The initial (TTL) values are obtained when switching on (POWER ON), but the logic function is displayed.
The TTL initial values are displayed by depressing the mid-position of the RCL (RECALL) pushbutton (available in all logic functions except Vpeak).



VARIABLE MODE (DATA and/or POD)
a) DEFAULT CMOS 5 V .

The default values are obtained in the logic functions ( $\mathrm{Hz}, \mathrm{s}, ~ E V E N T S$, SIGNATURE) after switching on POWER ON and depressing the LEVEL SELECT DATA and/or POD pushbutton (logic function displayed).
If the DATA and/or POD pushbuttons are selected, the one not selected stays in the TTL mode and cannot be varied. The default values are recalled and displayed by depressing the mid-position of the RCL pushbutton.


If both DATA and POD are selected, the variable-mode display is as follows.

b) VARIABLE LEVEL


When the default data is displayed, by depressing the midposition of the RCL pusbutton as shown above, this may be varied between -12.7 V and +12.7 V by means of the $\Delta$ and $\nabla$ ends of the RCL pushbutton.

To vary the default CMOS 5 V values, recall each one to the display in turn by depressing the mid-position of the RCL pushbutton.

For example:
With low level default data recalled by first press of RCL mid-position the display shows

+ dL 1.5 V .
This value of the data probe can be varied in a positive direction by $\boldsymbol{\Delta}$ or in a negative direction by $\boldsymbol{\nabla}$
A single depress varies by one digit.
Continuous depress gives automatic roll-over of digits, first slow and then fast after a short period.
To vary the other values, proceed in a similar way:


4th press of RCL = display of logic function

### 6.3.1.3 Trigger edge/qualifier level selection

At switch-on, the four pushbutton LEDs are OFF, indicating high/rising selection for triggering the qualifier, clock, start and stop functions.
In the ON position, these LEDs indicate low/falling selection.
The START STOP and CLOCK pushbuttons enable selection of either the rising edge for triggering, or the falling edge (LED ON).
The QUALIFIER pushbutton enables selection of either the high level or the low level (LED ON).


Depending on the logic function, the trigger edge/qualifier level of relevant inputs can be selected.

NOTE:
LEDs OFF = Rising Edge High Level
LEDs $O N=$ Falling Edge Low Leve The new selected edges levels in a function are automatically saved

| FUNCTION | EDGE | INITIAL |
| :---: | :---: | :---: |
| s | $\begin{aligned} & \text { START } \\ & \text { STOP } \end{aligned}$ | RISING |
| EVENTS | $\begin{aligned} & \text { START } \\ & \text { STOP } \end{aligned}$ |  |
| SIGNATURE NORMAL | $\begin{aligned} & \text { START } \\ & \text { STOP } \\ & \text { CLOCK } \end{aligned}$ |  |
| SIGNATURE QUALIFIED | START STOP CLOCK QUALIFIER |  |
|  |  | HIGH |

### 6.3.1.4 Data probe

The connections, indicators and controls of the data probe are listed together with a brief explanation of their functions.

DATA : input for all logic function except seconds.
GND : ground of logic meter connected to ground of the pod (floating with respect to earth and ground of multimeter $\perp$ ). For h.f. measurements connect ground of pod and probe together to ground of device under test always use as short possible ground leads.

STATE : state indication of the input signal.
The LED blinks at the frequency of the input signal up to 3 Hz . If input signal is higher than 3 Hz the blink frequency stays at 3 Hz .
STATE blinks of triggering takes place. If STATE is not blinking while measuring, adjust your trigger level.


HOLD : data hold indication in the signature function.
Follows the HOLD/RUN, RESET switch.

- End of measurment indicated by blinking in HOLD mode.
HOLD/RUN RESET
switch for HOLD/RUN, RESET in the signature function.

Normal (before depress) $=$ RUN
1st depress for $>1 \mathrm{~s}=$ HOLD
2nd depress for $<1$ s $=$ RESET
(1 measurement)
End of measurment indicated when LED blinks.
3rd depress for >1 s = RUN
NOTE: The data probe, POD and PM 2544 are a unit. One of the elements should not be replaced without adjustment. Refer the Service Manual of the PM 2544.

### 6.3.1.5 POD

The connections of the POD are listed with a brief explanation of their functions.
GND : Ground of logic meter connected to ground of the probe (floating with respect to earth and ground of multimeter $\perp$ ). For h.f. measurements connect ground of pod and probe together to ground in device under test.
Always use as short as possible ground leads.
START . START; used in functions s, EVENTS,
START/STOP : SIGNATURE NORMAL
START/STOP; combined input, used in QUALIFIED SIGNATURE mode.
STOP . STOP; used in function s, EVENTS,
QUALIFIER : SIGNATURE NORMAL
QUALIFIER: used in function QUALIFIED SIGNATURE

CLOCK : Clock input used in both signature functions.


The colour-coded leads of the POD can be easely identified when connecting into logic circuits by use of a 'traffic-light' mnemonic.


Trigger Level/Edge Selection
START, STOP, CLOCK and QUALIFIER are related to the trigger edge/qualifier level selection pushbuttons.
6.3.1.6 Display


ST 3902

The display symbols of the PM 2544 are listed below with a brief explanation of their functions.

GATE : open gate time in functions $\mathrm{Hz}, \mathrm{s}$, EVENTS and SIGNATURES
Except in the HZ function, the gate time is controlled by the START and STOP on the POD.
~ : unstable signature sign.
1.X.X.X.X. : display with decimal point indication in functions Hz , s, EVENTS.
$X X X X$ : display in the SIGNATURE functions.
$\mathrm{E} . \mathrm{XXXX}$ : negative stored or compared signature (with bleeper) in memory module mode.
X.X.X.X : recalled signature from the memory module.

| $M$ $:$Mega <br> $k$ | $\left.\begin{array}{l}\text { kilo }\end{array}\right\} H z$ and EVENTS functions. |  |
| :--- | :--- | :--- |
| $s$ | $:$ | seconds in time mode. <br> store in memory mode |
| Hz | $:$ | Hertz in Hz function. |
| H | $:$ | Hold mode in function signatures. |
| $*$ | $:$ | latch unstable signature mode. |
| $M H$ | $:$ | memory / hold mode. |

### 6.3.1.7 Bleep signals

The following conditions generate a bleep signal:

- In latch unstable mode, when an unstable signature is captured ( $1 \times$ ).
- In memory mode
- When a signature is stored ( $1 \times$ ).
- When a positive signature is compared ( $1 \times$ ).
- When an negative signature is compared ( $2 \times$ ).


### 6.3.2 MEASURING

The logic measuring functions of the PM 2544; namely, voltage peak, frequency, time, events and signature analysis measurements are each outlined in the following sub-sections.
6.3.2.1 Vpeak


The Vpeak function permits the top ^ or bottom $\sim$ peak of a voltage waveform to be measured over a range from -12.6 V up to +12.6 V .

The top peak or the bottom peak mode can be selected by depressing either the or pushbutton respectively. Initially, Vpeak ^(top) is selected.
The inputs signal must be measured with the data probe, with GND connected to the probe or pod.
While measuring, the STATE led should be ignored.
6.3.2.2 Frequency $(\mathrm{Hz})$


Frequency measurement $(\mathrm{Hz})$ is an automatic function, giving:

- auto-ranging from 1 Hz up to 100 MHz
- auto-triggering on positive-crossings of DH trigger level after passing dL.


The trigger level of the probe can be selected between

- initial TTL ( $\mathrm{dL}=+0.8 \mathrm{~V}, \mathrm{dH}=+2.0 \mathrm{~V}$ )
- VARiable (default CMOS 5 V ) dL and dH selectable between - 12.7 V and +12.7 V
Refer to Section 6.3.1.2 Trigger level selection.
The state of the input signal is indicated on the data probe 'STATE' LED:
- blinks at input frequencies below 3 Hz .
- blinks at 3 Hz for input frequencies $\geq 3 \mathrm{~Hz}$.


The time function is an automatic function giving:

- auto-ranging over a time period from 100 ns to $100,000 \mathrm{~s}$. The time, or gate open period is measured between a START and a STOP pulse derived from the circuit under test via the POD.
The trigger level of START and STOP can be selected from:
- initial TTL + 1.4 V
- VARiable (default CMOS 5 V ) -12.7 V to +12.7 V .

Refer to Section 6.3.1.2 Trigger level selection.
The trigger edge of the START and STOP can be selected to be either rising or falling.
Refer to Section 6.3.1.3 Trigger edge selection.
Initial values are:

- trigger level : TTL
- trigger edge : RISING

The PM2544 measures only via the POD in time(s) function.

NOTE: The new selected edges of START/STOP are saved when leaving the function.

Due to separate comparators for START and STOP in the PM 2544 a difference in triggering may occur. This may cause incorrect time measurements especially with slow rising and falling edges.


### 6.3.2.4 Events

The events function counts low to high transitions on the data probe during a gate time defined by START and STOP pulses applied to the POD.


Events Measurements

It is an automatic function with:

- auto-ranging fro 1 to 100,000 M counts (max. frequency 20 MHz )
- trigger occurs on positive-crossings of dH trigger level after passing dL.


The trigger level of START and STOP and DATA PROBE can be selected from:

- initial TTL +1.4V (POD)
initial TTL dL +0.8 V ; dH +2.0 V (PROBE)
- VARiable (default CMOS 5 V ) -12.7 V to +12.7 V .

Refer Section 6.3.1.2 Trigger level section.
The trigger edge of the START and STOP can be selected to be either rising or falling.
Refer to Section 6.3.1.3 Trigger edge selection.
Initial vales are:

- trigger level: TTL
- trigger edge: RISING.

The STATE indication LED operates in the events function.

NOTE: The new selected edge of STARTISTOP are saved when leaving the function.

### 6.3.2.5 Signatures, normal and qualified

The signature, a 4-character word in hexadecimal code ( $0-9$ ACFHPU), is captured in the free-run or hold mode from a data-flow signal on the probe under the control of the CLOCK START STOP and the QUALIFIER if required.

The two basic methods of taking signatures are:

- Normal Signature, using START, STOP, CLOCK, GND and DATA
- Qualified Signature, using combined START/STOP, QUALIFIER, CLOCK, GND and DATA.

The Latch Unstable Signature mode is an extra facility to the normal and qualified methods, selected by a toggle switch at the rear of the PM 2544. In this mode, the first unstable signature out of a stream of data can be captured.

Normal Signatures


START $=$ Start measurement
STOP = Stop measurement
CLOCK $=$ Clock in the state of the DATA signal and START, STOP

DISPLAY:
$\sim$ indicates unstable signature
H indicates HOLD mode

## PROBE FACILITIES:

- STATE indication (LED)
- HOLD with switch (one depress $>1$ s) indicated by H in display and HOLD LED on probe
- One measurement possible in HOLD mode RESET for next (one depress <1 s)
- Escape from HOLD to RUN mode (one >1 s depress of HOLD switch)
- Trigger level of data input can be selected from:
- initial TTL dL + 0.8 V; dH +2.0 V
- VARiable
(default CMOS 5 V ) -12.7 V to +12.7 V
Refer to Section 6.3.1.2 Trigger level selection.


## POD FACILITIES:

- Trigger edge and trigger level of START, STOP and CLOCK can be selected as follows:
- EDGE: rising or falling

Refer to Section 6.3.1.3
Trigger edge selection.

- LEVEL: Initial TTL + 1.4 V

VARiable (default CMOS 5 V )
-12.7 V to +12.7 V
Refer to Section 6.3.1.2
Trigger level selection. Initial values are:

- trigger level: TTL
- trigger edges: RISING
- data probe: RUN mode

NOTE The new selected edges of START. STOP and CLOCK are saved when leaving the function.


Qualified Signatures


START $=$ Start measurement
STOP = Stop measurement
CLOCK $=$ Clock in state of START, STOP and of the DATA signal if QUALIFIER signal is true.
QUALIFIER = Enable data to be clocked in according to level selected HIGH or LOW


The qualified signatures function is identical to the normal signatures function except that an additional measuring condition (qualifier) is used to select either HIGH or LOW level to enable data to be clocked in.

## Additional POD tactlies

The true level polarity of the qualifier can be selected in the same way as described for the START, STOP and CLOCK.

Initial values are:

- trigger level : TTL
- trigger edges/level: rising/high
- data probe : RUN mode

Latch Unstable Signature Mode
Latch Unstable Signatures

The facility to capture the first unstable signature from a stream can be used in either the NORMAL or QUALIFIED functions previously outlined. The operating details for measuring in this mode are as follows:

- The latch unstable signature mode is manually selected in the RUN mode, by means of a toggle switch on the rear of the M 2544.
- The ON condition is indicated by $*$ on the display
- When the first unstable signature that occurs in a stream is captured, the signature measurement is stopped and $\sim$ is indicated on the display, together with a bleep warning.
- RESET for next measurement; i.e. until next unstable signature is received, is by a single depress of RESET pushbutton on probe.


### 6.3.3 Optional Memory Module for Signature Measuring

### 6.3.3.1 General

The memory option consists of a memory module adaptor that can be easily attached to the rear of the PM 2544. It accepts plug-in memory modules for short-term or long-term storage of signatures for comparison testing.

## Type numbers

PM 9140/01 : memory module adaptor with 3 memory modules

PM 9141/01: 3 memory modules

## Possibilities

- capable of storing 125 different signatures (STORE pushbutton).
- saves START, STOP, CLOCK, QUALIFIER, POD and DATA PROBE trigger edges and levels after storing the first signature on the first memory location.
- recalls the stored signatures.
- compares the stored signatures with those measured and indicates errors
- provides write protection of the memery module.


## Loading the memory

The memory is loaded by performing a measurement on a correctly functioning circuit under test. Afterwards, this loaded memory module can be used for testing identical circuit within the batch against signature comparisation. The RAM (Random-Access Memory) of the module is powered by a miniature battery to prevent loss of information at POWER OFF. The standby time of a module is 5 years.

## Mounting the memory option

- Insert the 8 -pole DIN plug of the memory adaptor in the corresponding DIN socket on the rear of the PM 2544.
- Fasten the screw.
- Plug a memory module into the adaptor.


Write protection of the memory module
A jumper plug inserted at the top of the memory module protects the contents from being inadvertently overwritten. This jumper can be removed in the free-to-write (WRITE) position A , but in the PROTECTED position B it is turned through $180^{\circ}$ and fully inserted.
For ease of identification, an appropriately labelled sticker can be fitted to each of the modules. These sticker is delivered with modules.


Memory Module Write Protection

### 6.3.3.2 Memory Module Facilities



The memory option permits 125 signatures to be stored manually.
If the memory module is switched on, automatically a testbyte is verified. If the battery voltage is too low the testbyte is destroyed and use of the module is not possible. In a new unloaded module first the testbyte also has to be stored.
The selected trigger edges of START, STOP, CLOCK and QUALIFIER level and the trigger level of the PROBE and POD and DATA PROBE are stored together with the signature stored in the first memory location.

When the memory module is switched to compare the PM 2544 is automatically set to the stored trigger levels and trigger edges.
The signatures of data being measured can be compared with the contents of the memory module.
Incorrect or non-stored signatures in the module are indicated on the display by $E$. and the measured signature together with two bleeps.

The signature 0000 is standardly regarded as an incorrect signature. Signature 0000 means node short-circuited to zero, which is an error condition.

### 6.3.3.3 Comparing Signatures

The procedure for comparing signatures on an optional memory module is as follows:

- Place a loaded memeory module in the adaptor.
- Select the NORMAL or QUALIFIED SIGNATURE mode.
- Select the memory mode by depressing the ON/OFF pushbutton on the adaptor.
The display will show $----M H, M=$ Memory, $H=$ Hold, if it does not refer to 6.3.3.5
Stored edges and lelvels or START, STOP, CLOCK and QUALIFIER and the POD and DATA PROBE are loaded in the PM 2544 and the 'hold mode is switched on.
- Measure a signature by pressing the HOLD/RUNRESET pushbutton on the data probe ( $<1 \mathrm{~s}$ ). The end of a measurement is indicated by a blinking HOLD LED on the probe.
The measured signature is displayed and compared with the stored bock of signatures.
If the measured signature is found one bleep is given. (Can be switched-off at the rear).


[^0]If it is not found in the memory, the display shows E. and the measured signature together with two bleeps.


- Signature 0000 will always give an error indication.

NOTES: - When leaving the signature function or the hold mode the MEMORY MODE ON/OFF position is stored and reloaded when reentering the signature function.

- The loaded edges and levels can be altered manually in the MEMORY MODE. Reloading the stored memory values can simply be done by leaving and reentering the memory mode via the ON/OFF pushbutton on the adaptor. (memory pointer is reset to location 1) or via another logic function (memory pointer stays on location).


### 6.3.3.4 Storing a Block of Signature

The procedure for storing signatures on an optional memory module is as follows.

- Place a WRITE ENABLE module in the adaptor.
- Select the NORMAL or QUALIFIED SIGNATURE mode.
- Select the memory mode by depressing the ON/OFF pushbutton on the adaptor.
The display will show ----MH ( $\mathrm{M}=$ Memory, $H=$ Hold). If it does not refer to 6.3.3.5.
The TESTBYTE is verified now.
- Select the correct START, STOP, CLOCK and QUALIFIER edges and levels and the trigger level of the POD and DATA PROBE.
Refer to Section 6.3.1.1 Trigger level selection.
Section 6.3.1.3 Trigger edge selection.
- Measure a signature by pressing the HOLD/RUN-RESET pushbutton on the data probe ( $<1$ s).
End of the measurment is indicated by a blinking HOLD led. The measured signature is displayed and compared with the contents of the memory module. if the signature already exists in the memory one bleep is given.


If it is a new signature, the display shows E . and the measured signature together with two bleeps.


This gives the possibility to check before storing whether a signature on a node is unique and whether the signature confirms to the repair information.

- Press the STORE pusbutton on the adaptor.

The signature is stored on the first memory location, read back immediately and compared.
If correct, a 's' appears on the display for 0.5 second and one bleep is given.
In case of incorrect store the 's' is not shown but two bleeps is given.


When a signature is stored on the first memory location the selected edges and levels of START. STOP, CLOCK and QUALIFIER and the trigger levels of the POD and DATA PROBE are also stored.

Note the signature and the memory location in the memory location list.

| LOCATION 1 | TESTBYTE |
| :---: | :---: |
|  | START/STOP/CLOCK/QUAL EDGES/LEVEL |
|  | TTL/VARIABLE |
|  | DATA LOW TRIGGER LEVEL |
|  | DATA HIGH TRIGGER LEVEL |
|  | POD TRIGGER LEVEL |
|  | $1^{\text {st }}$ SIGNATURE |
|  |  |
| - LOCATION 125 | $125^{\text {st }}$ SIGNATURE |
| - The settings are stored together with the first signature <br> - The test/byte is stored in the hold mode with pushbution store (memory off) |  |
| Memory Location |  |

- Measure the next signature.
- Press the STORE pushbutton again.

The measured signature is stored in the next memory location and checked.
The edges and levels are not stored again.

- Continue by measuring and storing up to the last signature required.
Maximum number of signatures is 125 .
When the memory is full, the instrument does not react when the STORE pushbuttons pressed.
- A block of stored signatures should be terminated with the signature of logic $0(0000)$.
Signature 0000 is always seen as an incorrect signature.
This signature signals the end of a stored block.
- Place the write protection in position PROTECTED. Refer to Section 6.3.3.1.
- If necessary use the sticker deliverd with the module to indicate what the contents repesent.
- It is advised to note down the memory location and the corresponding signatures in order to make modification of stored signatures easy.

NOTES: Remember that overwriting memory location 1 also restros the trigger edges and levels of START. STOP. CLOCK. POD and DATA PROBE.

Within a block of signatures the signature 0000 must not be stored. This is the terminator of a block of signatures. All signatures stored after this 0000 are ignored.

### 6.3.3.5 Resorting Testbyte

The procedure for restoring the testbyte is a follows.
If the MEMORY MODE cannot be entered by pressing the ON/OFF pushbutton on the adaptor the testbyte is incorrect.
This may be the case with a new unloaded module or if the battery in the module is flat.
The testbyte can be restored as follows:

- Select the NORMAL or QUALIFIED SIGNATURE mode.
- Place the write protection in position WRITE ENABLE.
- Place the memory module in the adaptor.
- Select the HOLD mode with the HOLD/RUN pushbutton on the probe (press $>1 \mathrm{~s}$ ).
On the display a ' $H$ ' will appear.
- Press pushbutton STORE The testbyte is now loaded.
- Press pushbutton ON/OFF The measurements in the memory mode can now be made.


### 6.3.3.6 Recall Stored Signature

The procedure for reading stored signatures is as follows.
Stored signatures can be shown on the display.

- Place a memory unit in the memory adaptor.
- Select the NORMAL or QUALIFIED SIGNATURE mode.
- Select the memory mode with pusbutton ON/OFF on the adaptor.
The display will show - $-M H$ ( $M=$ Memory, $H=$ Hold ).
If does not, refer to Section 6.3.3.5.
Depress the top $\boldsymbol{\Delta}$ or $\boldsymbol{\nabla}$ bottom of the RCL pushbutton.
With pushbutton $\Delta$ the contents of memory location 1 is displayed. The pushbutton displays location 125. The four dots indicate the RECALL MEMORY MODE.
- Using the $\boldsymbol{\Delta}$ or $\boldsymbol{\nabla}$ of the RCE makes it possible to step through the 125 memory locations. The memory location is not indicated on the display.
Only the signature is displayed.


When storing signatures, a list should be made of the memory locations and the corresponding signaturs. This makes the recognising of the signatures easier.

- Recall of the normal measuring mode is made by depressing the RCL pushbutton.


### 6.3.3.7 Modifying a Stored Signature

The procedure for modifying a loaded signature is as follows:

- Place a WRITE ENABLE module in the adaptor.
- Search for the signature to be modified as described in Section 6.3.3.6.
- Recall the measuring function by depress of the RCL pushbutton.
- 
- Measure the new signature to be stored by depressing the HOLD/RUN pusbutton on the probe ( $<1$ s). Refer to Section 6.3.3.4.
- Press the STORE pushbutton on the adaptor. The new signature overwrites the signature on the selected memory location.
Refer to Section 6.3.3.4.
- When continued with measuring and storing, the signatures are stored successively from this location on.
- After modifying, make the module PROTECTED again.


Modification of Stored Signature

NOTES: Remember that overwriting memory location 1 also restores the trigger edges and levels of START, STOP, CLOCK, POD and DATA PROBE.

Within a block of signatures the signature 0000 must not be stored. This is the terminator of a block of signatures. All signatures stored after this 0000 are ignored.

If a stored signature has to disappear out of the block, it may be useful to overwrite it with one switch is stored already.

Do not store a signature equal to the signature of logic 1. Logic 1 may be an error condition.

| No | Signature | Notes |
| :---: | :---: | :---: |
| 1 |  |  |
| 2 |  |  |
| 3 |  |  |
| 4 |  |  |
| 5 |  |  |
| 6 |  |  |
| 7 |  |  |
| 8 |  |  |
| 9 |  |  |
| 10 |  |  |
| 11 |  |  |
| 12 |  |  |
| 13 |  |  |
| 14 |  |  |
| 15 |  |  |
| 16 |  |  |
| 17 |  |  |
| 18 |  |  |
| 19 |  |  |
| 20 |  |  |
| 21 |  |  |
| 22 |  |  |
| 23 |  |  |
| 24 |  |  |
| 25 |  |  |
| 26 |  |  |
| 27 |  |  |
| 28 |  |  |
| 29 |  |  |
| 30 |  |  |
| 31 |  |  |
| 32 |  |  |
| 33 |  |  |
| 34 |  |  |
| 35 |  |  |
| 36 |  |  |
| 37 |  |  |
| 38 |  |  |
| 39 |  |  |
| 40 |  |  |
| 41 |  |  |
| 42 |  |  |
| 43 |  |  |
| 44 |  |  |
| 45 |  |  |
| 46 |  |  |
| 47 |  |  |
| 48 |  |  |
| 49 |  |  |
| 50 |  |  |


| No | Signatures | Notes |
| :---: | :---: | :---: |
| 51 |  |  |
| 52 |  |  |
| 53 |  |  |
| 54 |  |  |
| 55 |  |  |
| 56 |  |  |
| 57 |  |  |
| 58 |  |  |
| 59 |  |  |
| 60 |  |  |
| 61 |  |  |
| 62 |  |  |
| 63 |  |  |
| 64 |  |  |
| 65 |  |  |
| 66 |  |  |
| 67 |  |  |
| 68 |  |  |
| 69 |  |  |
| 70 |  |  |
| 71 |  |  |
| 72 |  |  |
| 73 |  |  |
| 74 |  |  |
| 75 |  |  |
| 76 |  |  |
| 77 |  |  |
| 78 |  |  |
| 79 |  |  |
| 80 |  |  |
| 81 |  |  |
| 82 |  |  |
| 83 |  |  |
| 84 |  |  |
| 85 |  |  |
| 86 |  |  |
| 87 |  |  |
| 88 |  |  |
| 89 |  |  |
| 90 |  |  |
| 91 |  |  |
| 92 |  |  |
| 93 |  |  |
| 94 |  |  |
| 95 |  |  |
| 96 |  |  |
| 97 |  |  |
| 98 |  |  |
| 99 |  |  |
| 100 |  |  |


| No | Signatures | Notes |
| :--- | :--- | :--- |
| 101 |  | $\cdot$ |
| 102 |  |  |
| 103 |  |  |
| 104 |  |  |
| 105 |  |  |
| 106 |  |  |
| 107 |  |  |
| 108 |  |  |
| 109 |  |  |
| 110 |  |  |
| 111 |  |  |
| 112 |  |  |
| 113 |  |  |
| 114 |  |  |
| 115 |  |  |
| 116 |  |  |
| 117 |  |  |
| 118 |  |  |
| 119 |  |  |
| 120 |  |  |
| 121 |  |  |
| 122 |  |  |
| 123 |  |  |
| 125 |  |  |

MODULE NO.:
INSTRUMENT:
DATE
UP DATE :
UP DATE :

## SETTING PM 2544

|  | NORMAL | QUAL |
| :--- | :--- | :--- |
| QUAL  <br> CLOCK  |  |  |
| START |  |  |
| STOP |  |  |
| DATA |  |  |
| POD |  |  |


| No | Signature | Notes |
| :---: | :---: | :---: |
| 1 |  |  |
| 2 |  |  |
| 3 |  |  |
| 4 |  |  |
| 5 |  |  |
| 6 |  |  |
| 7 |  |  |
| 8 |  |  |
| 9 |  |  |
| 10 |  |  |
| 11 |  |  |
| 12 |  |  |
| 13 |  |  |
| 14 |  |  |
| 15 |  |  |
| 16 |  |  |
| 17 |  |  |
| 18 |  |  |
| 19 |  |  |
| 20 |  |  |
| 21 |  |  |
| 22 |  |  |
| 23 |  |  |
| 24 |  |  |
| 25 |  |  |
| 26 |  |  |
| 27 |  |  |
| 28 |  |  |
| 29 |  |  |
| 30 |  |  |
| 31 |  |  |
| 32 |  |  |
| 33 |  |  |
| 34 |  |  |
| 35 |  |  |
| 36 |  |  |
| 37 |  |  |
| 38 |  |  |
| 39 |  |  |
| 40 |  |  |
| 41 |  |  |
| 42 |  |  |
| 43 |  |  |
| 44 |  |  |
| 45 |  |  |
| 46 |  |  |
| 47 |  |  |
| 48 |  |  |
| 49 |  |  |
| 50 |  |  |


| No | Signatures | Notes |
| :---: | :---: | :---: |
| 51 |  |  |
| 52 |  |  |
| 53 |  |  |
| 54 |  |  |
| 55 |  |  |
| 56 |  |  |
| 57 |  |  |
| 58 |  |  |
| 59 |  |  |
| 60 |  |  |
| 61 |  |  |
| 62 |  |  |
| 63 |  |  |
| 64 |  |  |
| 65 |  |  |
| 66 |  |  |
| 67 |  |  |
| 68 |  |  |
| 69 |  |  |
| 70 |  |  |
| 71 |  |  |
| 72 |  |  |
| 73 |  |  |
| 74 |  |  |
| 75 |  |  |
| 76 |  |  |
| 77 |  |  |
| 78 |  |  |
| 79 |  |  |
| 80 |  |  |
| 81 |  |  |
| 82 |  |  |
| 83 |  |  |
| 84 |  |  |
| 85 |  |  |
| 86 |  |  |
| 87 |  |  |
| 88 |  |  |
| 89 |  |  |
| 90 |  |  |
| 91 |  |  |
| 92 |  |  |
| 93 |  |  |
| 94 |  |  |
| 95 |  | . |
| 96 |  |  |
| 97 |  |  |
| 98 |  |  |
| 99 |  |  |
| 100 |  |  |


| No | Signatures | Notes |
| :--- | :--- | :--- |
| 101 |  |  |
| 102 |  |  |
| 103 |  |  |
| 104 |  |  |
| 105 |  |  |
| 106 |  |  |
| 107 |  |  |
| 108 |  |  |
| 109 |  |  |
| 110 |  |  |
| 111 |  |  |
| 112 |  |  |
| 113 |  |  |
| 114 |  |  |
| 115 |  |  |
| 116 |  |  |
| 117 |  |  |
| 118 |  |  |
| 119 |  |  |
| 120 |  |  |
| 121 |  |  |
| 122 |  |  |
| 123 |  |  |
| 125 |  |  |

MODULE NO.:
INSTRUMENT:
DATE
UP DATE :
UP DATE :

## SETTING PM 2544



### 6.4 MULTIMETER FUNCTION

### 6.4.1 General information

This section describes the functions of the PM 2544 that are referred to as multimeter functions, namely, those that are measured via the two test leads connected to the frontpanel sockets V- $\Omega-10 \mathrm{~mA}, 10 \mathrm{~A}$ and 0 . These are the standard multimeter functions of voltage, current and resistance measurement.

These functions can be selected by the right-hand positions of the function selector switch as shown.

### 6.4.1.1 Function selection

Multimeter COntrols

The following table summarizes the facilities and functions available in the multimeter part.

| FUNCTION | RANGING | RANGES |
| :---: | :---: | :---: |
| A- | NONE | $\begin{aligned} & 100 \mathrm{~mA} \\ & 10 \mathrm{~A} \text { via separate } 10 \mathrm{~A} \text { socket } \end{aligned}$ |
| $V \sim N-$ | $\begin{gathered} \text { MANUAL } \\ \& \\ \text { AUTO } \end{gathered}$ | $\begin{array}{rl} 1000 \mathrm{mV} \\ 10 \mathrm{~V} \\ 100 \mathrm{~V} \\ 1000 & \mathrm{~V}(450 \mathrm{~V} \text { max }) \end{array}$ |
| $\Omega$ | $\begin{aligned} & \text { MANUAL } \\ & \& \\ & \text { AUTO } \end{aligned}$ | $\left.\begin{array}{r} 1000 \\ 10 \mathrm{k} \Omega \\ 100 \mathrm{k} \Omega \\ 1000 \mathrm{k} \Omega \\ 10 \mathrm{M} \Omega \end{array}\right\} \begin{aligned} & \text { continuity check with } \\ & \text { bleeper }>100 \text { digits } \end{aligned}$ |

ZERO SET: It is possible to set a relative reference value in all functions.
The PM 2544 then displays the positive and negative deviations.

BLEEPER: Available in $\Omega$ function in manual range only, and can be switched off.
Permanently on in other functions ( $\mathrm{V}-\mathrm{F}, \mathrm{V} \sim$, A-) at overload in the highest ranges.

### 6.4.1.2 Ranging

Manual or automatic ranging is available both for the voltage ranges and the resistance ranges.
Selection can be made by depressing the AUTO/MAN *. pushbutton.
Manual ranging is indicated by an asterisk $*$ in the display.


For MANUAL *

- Switch AUTO/MAN * to manual ranging mode ( $*$ in display).
- Change ranges as required with UP and DOWN pushbuttons.

Overload in any range is indicated by OL in the display ( $>10999$ ).

For AUTOMATIC

- Switch AUTOIMAN * to automatic ranging (mo asterisk displayed).

Ranging is now performed automatically in the selected function.

- UP ranging at 10400
- DOWN ranging at 00896


### 6.4.1.3 Relative reference (ZERO SET)

In this mode, voltage, current and resistance measurements can be stored as reference values, successive measurements showing the deviation from the stored value.
Reference values can also be set manually by using the RCL $\Delta \nabla$ control. These two methods of setting a relative reference, namely, by measuring a signal or by manual setting, are now outlined.

## Measuring Relative Reference

- Measure the input signal
- Depress the ZERO SET pushbutton

The display will jump to zero and indicate: ZS (Zero Set). * (Manual ranging)

The measured value is now the relative reference and subsequent measurements will display the deviation from this relative reference.

## Recalling Relative Reference

- Depress mid position of the RCL pushbutton to RECALL relative reference value to the display, together with:
Z (indicates relative reference value in display)
* (Manual ranging).
- The relative reference mode can be recalled by pressing the RCL pushbutton again.

Example of Measuring Relative Reference and Recall


MEASURE REQUIRED
RELATIVE REFERENCE $\quad+01.500 \mathrm{~V}$
PRESS ZERO SET $\quad+00.000 \mathrm{v} *^{2 \mathrm{~s}}$
MEASURE NEXT VALUE
e.g. +1.4900 V
$-00.100 \mathrm{~V} *^{25}$
TO CHECK REL. REF.
1st PRESS RCL $+01.500 \mathrm{~V} *^{z}$
TO RETURN TO R.R. MODE 2nd PRESS RCL
$+00.100 V *^{2 s}$
TO LEAVE REL.REF. MODE
PRESS ZERO SET AGAIN +01.490 V
Leaving the Relative Reference mode also may be done with AUTOIMAN* UP DOWN or FUNCTION switch.

## Manual Setting the Relative Reference

- Depress the ZERO SET pushbutton

The display will jump to zero and indicate: ZS (Zero Set) and $*$ (Manual ranging).
The value measured at this instant is now the relative reference value.

- Recall this value by depressing the midposition of the RCL pushbutton.
The display wil show this relative reference and indicate $Z$ (relative reference in display) and $*$ (Manual ranging).
- Press the top $\Delta$ or bottom $\nabla$ pushbutton to increase or decrease the relative reference value as required.
On depress varies by one digit.
Continues depress gives automatic roll-over (slow to fast action). Limits + or -20000 and + or -31000 .
- Return to relative reference mode via RCL
- To exit the ZERO SET mode, depress the ZERO SET pushbutton or the AUTO/MAN* UP DOWN or FUNCTION switch.

Example of Manual Setting (Relative Reference to +02.500 V )


Manual Settings of Relative Reference

| PRESENT DISPLAY | +01.450 V |
| :--- | :--- |
| TO CAPTURE: |  |
| PRESS ZERO SET |  |$\quad-00.000 \mathrm{~V} *^{2 \mathrm{~S}}$

6.4.1.4 Display

$$
\pm
$$

The display symbols of the PM 2544 relating to the multimeter functions are listed below with a brief explanation of their meaning.
$\pm \quad$ : polarity indication in functions V - and A and Relative Reference mode (zero set).

- : alternating sign in function V ~

ZS : ZERO SET indication in relative reference mode
$Z \quad$ : recall relative reference mode. The relative reference value can be modified with the RCL pushbutton.
umVA
$M k \Omega$ unit indications
18.8 .88 : measured value with decimal points

### 6.4.1.5 Bleep signals

The following conditions generate a bleep signal.
V -. $>450 \mathrm{~V}$ in 1000 V range
$\mathrm{V} \sim>450 \mathrm{~V}$ in 1000 V range
$\mathrm{mA}->110 \mathrm{~mA}$
$A->11 A$
$\Omega<100$ digits in manual ranging mode. Switchable at the rear of the PM 2544.

### 6.4.1.6 Fuse Protection

The multimeter input is protected with a 315 mA FAST 250 V DIN 41571 Fuse.
The Fuse is located in the bottom cover of the PM 2544.
The power supply of the multimeter is protected with a 100 mAT slow blow 250 V DIN 41571 Fuse.
The fuse is located inside the PM 2544 on the transformer pcb.


For replace, remove the topcover as follows:

- Place the handle in its bottom position
- Remove the fixing screws after the rear which attach the topcover to the bottom cover and the rear.
- Lever the topcover and pull it backwards.

Make sure that only fuses of the required current rating, and of the specified type, are used for renewal. the use of repaired fuses, and/or the short-circuiting of fuse holders, are prohibited.

The fuse shall be renewed only by a qualified person who is aware of the hazard involved.

WARNING The instrument shail be disconnected from all voltage sources whe- a fuse is to be renewed. or when the ns!rument is to be adapted to a difieren: mans voltage

### 6.4.2 MEASURING

The multimeter measuring functions of the PM 2544; namely, d.c. and a.c. voltages, d.c. currents, resistances including diode and continuity checks are described in the following sub-sections.
6.4.2.1 Voltages ( $\mathrm{V}-\mathrm{I} / \mathrm{V} \sim$ )


Measured with the test leads connected to $\mathrm{V}-\Omega-\mathrm{mA}$ and 0 front-panel sockets.
Ranges: 1000 mV
10 V
100 V
1000 V
Manual and auto-ranging facility (refer to Section 6.4.1.2 Ranging).

When the relative reference mode ZERO SET is required, refer to Section 6.4.1.3.
Maximum input voltages are:
450 V a.c. or d.c.
630 V peak
In the 1000 v range, overload OL is indicated $>1099.9 \mathrm{~V}$ however, the maximum input voltage is 450 V .
A bleeper indication of overload is also given at input voltages of $>450 \mathrm{~V}$. (No switch-off).
The maximum input frequency in the $\mathrm{V} \sim \mathrm{rms}$ function is 20 kHz (specified accuracy). Maximum common mode voltage: 250 V ac or dc, 350 V peak.

### 6.4.2.2 Currents ( $\mathrm{A}-$ )



Measured with the test leads connected to $\mathrm{V}-\Omega-\mathrm{mA}$ and 0 front-panel sockets for the 100 mA range.
Test leads connected to 10 A and 0 sockets for the 10 A range.
When the relative reference mode ZERO SET is required, refer to Section 6.4.1.3.
Protection: 100 mA with 315 mA Fuse

$$
10 \mathrm{~A} \text { no protection }
$$

Maximum common mode voltage, 250 Vac or dc, 350 V peak OL indication and bleeper when 110 mA or 11 A reached.
6.4.2.3 Resistance ( $\Omega$ ) including diode and continuity checks.


Measured with the test leads connected to $\mathrm{V}-\Omega-\mathrm{mA}$ and 0 front panel scckets.

| Ranges | CURRENT |
| ---: | ---: |
| $1000 \Omega$ | 1 mA |
| $10 \mathrm{k} \Omega$ | $100 \mu \mathrm{~A}$ |
| $100 \mathrm{k} \Omega$ | $10 \mu \mathrm{~A}$ |
| $1000 \mathrm{k} \Omega$ | $1 \mu \mathrm{~A}$ |
| $10 \mathrm{M} \Omega$ | 100 nA |

Manual and automatic ranging facility (refer to Section 6.4.1.2 Ranging).

When the relative reference mode ZERO SET is required, refer to Section 6.4.1.3.
Maximum common mode voltage 250 Vac or dc, 350 Vpeak.

## Diode Checks

The $1000 \Omega, 1 \mathrm{~mA}$ range is suitable for diode measurements (in manual ranging mode $*$ ).

| $\begin{aligned} & \text { DIODE } \\ & \text { TYPE } \end{aligned}$ | READING |  |
| :---: | :---: | :---: |
|  | Forward | Reverse |
| Silicon | 06000-09000 | OL |
| Germanium | 01000-03000 | OL |
|  |  |  |

## Continuity Checks

Continuity check facility in all ranges in manual ranging mode $*$.
Bleeper signal when measured signal is $<100$ digits (value changeable in relative reference mode). Bleeper is optional (rear-panel switch).

## 7. FIRST AID SERVICING

Since this logimultimeter is designed and assembled with utmost care, the risk of breakdowns is small. If a breakdown should occur, it is at all times possible to contact the nearest Philips Service Organisation.
In case of simple breakdowns or users errors, however, and to avoid any loss of time and money, the user may try to locate the defective part or incorrect settins and carry out the repair or solution with the aid of the list given below.

Before proceeding to troubleshooting, make sure that the instrument is connected to the correct mains voltages and that this voltage is indeed supplied to the PM2544.

NO DISPLAY

- Check mains fuse.
- Check mains cord.

RUBBISH ON DISPLAY

- Switch off and on the PM2544.


## NO FREQUENCY RESULT ON DISPLAY

- Check DATA PROBE trigger level.

The STATE led should be linking if correct triggered.
NO TIME RESU_T ON DISP_AY:- -- -

- Check the START and STOP trigger edges.
- Check the POD trigger level.

The GATE indication on the display should be blinking if correct triggered.

- Check connections in device under test.

NO EVENTS DISPLAY ( - - - )

- Check the DATA PROBE trigger level.

The STATE led should be blinking if correct triggered.

- Check the START and STOP trigger edges.
- Check the POD trigger level.

The GATE indication on the display should be blinking if correct triggered.

- Check connections in device under test.

NO SIGNATURE RESULT DISPLAY ( ---- )

- Check the DATA PROBE trigger level.

The STATE led should be blinking if correct triggered.

- Check the START, STOP, CLOCK and/or QUALIFIER trigger edges/level.
- Check the POD trigger level.

The GATE indication on the display should be blinking if correct triggered.

- Check connections in device under test.

NO VPEAK REASULT DISPLAY

- Check if the correct Vpeak mode is selected.

NO MULTIMETER RESULT DISP_A:

- Check the multimeter input fuse in bottom cover.
- Check power supply fuse inside the PM2544.

NO MEMORY MODULE RESULT DISPLAV

- Check if memory mode can be switched on.

If not; restore testbyte, replace battery

- Check write protection of the module
- Refer to section no signature result display


## SIGNATURE

Display: 4 digits. Characters 0-9, ACFHPU.
Fauh defection accuracy: $100 \%$ probability oi tetecting single-bit errors; 99.998\% probability of detecting multiple-bit errors.
Minimum gate length: 1 clock cycle ( 1 data bit) between START and STOP.
Maximum gate length: no limit.
Minimum timing between gates: 1 clock cycle between STOP and START.
Data probe timing:
Setup time: 10 ns (data to be valid at least 10 ns before selected clock edge.)
Hold time: 0 ns (data to be held until occurrence of selected clock edge.)
START, STOP, QUAL timing:
Setup time: 20 ns (signals to be valid at least 20 ns before selected clock edge.)
Hold time: 0 ns (signals to be held until occurrence of selected clock edge.)

## CLOCK timing

Maximum clock frequency: 20 MHz .
Minimum pulse width: 15 ns in high or low state.

## Supplemental characteristics

Front panel indicators: flashing GATE light indicates detection of valid START, STOP, CLOCK conditions.
Flashing UNSTABLE light indicates a difference between 2 successive signatures, and possible intermittent faults. Edge select lights indicate active edges for START, STOP, CLOCK and QUAL inputs.
Qualify mode: allows clock data qualification by an external signal.
DATA probe input impedance: $50 \mathrm{k} \Omega$ to the average value of " 0 " and " 1 " threshold settings ( $\pm 6 \mathrm{~V}$ max); 10 pF .
START, STOP, CLOCK, QUAL input impedance: $100 \mathrm{k} \Omega ; 10 \mathrm{pF}$.

## FREQUENCY

Display: 5 digits.
Ranges: $100 \mathrm{kHz}, 1 \mathrm{MHz}, 10 \mathrm{MHz}, 50 \mathrm{MHz}$, autoranged.
Resolution: 1 LSD ( 1 Hz on 100 kHz range).
Accuracy: $\pm 0.01 \%$ of reading $\pm 1$ count.
Supplemental characteristics
Minimum pulse width: 10 ns in high or low state.
Gate time: 1 s , fixed.
Input impedance: $50 \mathrm{k} \Omega$ to the average value of " 0 " and " 1 " threshold settings ( $\pm 6 \mathrm{~V}$ max); 10 pF .

## tOTALIZING

Display: 5 digits.
Range: 0-99,999 counts.
Resolution: 1 count.
Accuracy: $\pm 1$ count.

## Supplemental characteristics

Maximum input frequency: 50 MHz , with a minimum pulse width of 10 ns , and minimum pulse separation of 10 ns .
Minimum START/STOP pulse widh: 20 ns.
DATA input impedance: $50 \mathrm{k} \Omega$ to the average value of " 0 " and " 1 " threshold settings ( $\pm 6 \mathrm{~V} \max$ ); 10 pF . START, STOP input impedance: $100 \mathrm{k} \Omega$; 10 pF .

## TIME INTERVAL

Display: 5 digits.
Ranges: $10 \mathrm{~ms}, \mathbf{1 0 0} \mathrm{~ms}, \mathbf{1 s , 1 0} \mathbf{~ s , ~} 100 \mathrm{~s}$, autoranged.
Resolution: 1 count ( 100 ns on 10 ms range).
Accuracy: $\pm 0.01 \%$ of reading $\pm 1$ count.
Supplemental characteristics
Minimum START/STOP pulse width: 20 ns.
START, STOP input impedance: $100 \mathrm{k} \Omega ; 10 \mathrm{pF}$.

## RESISTANCE

Display: 4 or 5 digits, depending on range.
Ranges: $30 \mathrm{k} \Omega, 300 \mathrm{k} \Omega, 1 \mathrm{M} \Omega, 3 \mathrm{M} \Omega, 10 \mathrm{M} \Omega$, autoranged.
Accuracy: (at $15^{\circ} \mathrm{C}-30^{\circ} \mathrm{C}$ ).

| RANGE | FULL SCALE | ACCURACY | DISPLAY <br> RESOLUTION |
| :---: | :---: | :---: | :---: |
| $30 \mathrm{k} \Omega$ | $29.999 \mathrm{k} \Omega$ | $\pm 1 \%$ of reading $\pm 2 \Omega$ | $1 \Omega$ |
| $300 \mathrm{k} \Omega$ | $299.99 \mathrm{k} \Omega$ | $\pm 1 \%$ of reading | $10 \Omega$ |
| $1 \mathrm{M} \Omega$ | $999.9 \mathrm{k} \Omega$ | $\pm 1 \%$ of reading | $100 \Omega$ |
| $3 \mathrm{M} \Omega$ | $2999 . \mathrm{k} \Omega$ | $\pm 10 \%$ of reading | $1 \mathrm{k} \Omega$ |
| $10 \mathrm{M} \Omega$ | $10000 . \mathrm{k} \Omega$ | $\pm 10 \%$ of reading | $10 \mathrm{k} \Omega$ |

Supplemental characteristics
Input impedance: $20 \mathrm{k} \Omega$ to +2 V .
Resolution: Actual measurement resolution, at higher values of resistance ( $>10 \mathrm{k} \mathrm{\Omega}$ ), is a multiple of the display resolution listed above, but is, always well within the specified accuracy.

Table 1-1. 5005A Specifications (Continued)

## DC VOLTAGE

Display: $41 / 2$ digits.
Ranges: $\pm 25 \mathrm{~V}, \pm 250 \mathrm{~V}$, autoranged; referenced to earth ground.
Accuracy: (at $15^{\circ} \mathrm{C}-30^{\circ} \mathrm{C}$ ).

| RANGE | ACCURACY | RESOUTION |
| :---: | :---: | :---: |
| ZVV | $\pm 0.1 \%$ of reading $\pm 2 \mathrm{mV}$ | 1 mV |
| $250 \mathrm{~V}(<100 \mathrm{~V})$ | $\pm 0.25 \%$ of reading $\pm 20 \mathrm{mV}$ | 10 mV |
| $250 \mathrm{~V}(\geq 100 \mathrm{~V})$ | $\pm 0.25 \%$ of reading $\pm 20 \mathrm{mV}$ | 100 mV |

Supplemental characteristics
Input impedance: $10 \mathrm{M} \Omega$

## DIFFERENTIAL VOLTAGE

Reading: Reads input voltage present at the probe and displays difference between it and voltage at the time $\Delta V$ key was depressed.
Specifications: Same as for DCV, above. Voltage range is determined by larger of 2 compared voltages. Accuracy is valid for 1 minute after $\Delta V$ key depression.

## Supplemental characteristics

Same as for DCV, above.

## PEAK VOLTAGE

Display: $31 / 2$ digits.
Range: $0- \pm 12 \mathrm{Vp}$.
Resolution: 50 mV .
Accuracy: $\pm 2 \%$ of reading $\pm 5 \%$ of $p-p$ signal $\pm 100 \mathrm{mV}$.
Supplemental characteristics
Minimum peak duration: 10 ns .
Maximum time between peaks: 50 ms .
Input impedance: $100 \mathrm{k} \Omega$; 10 pF .

## LOGIC THRESHOLDS

Preset thresholds: (All levels $\pm 0.2 \mathrm{~V}$ ).

| FAMILY | DATA "1" | DATA "g" | CLOCK-5T-SP-QL |
| :---: | :---: | :---: | :---: |
| TTL | 2.0 V | 0.8 V | 1.4 V |
| ECL | -1.1 V | -1.5 V | -1.3 V |
| CMOS | 3.5 V | 1.5 V | 2.5 V |

Adjustable thresholds: Each preset threshold can be adjusted.

Range: $\pm 12.5 \mathrm{~V}$, in 50 mV steps.
Accuracy: $\pm 2 \%$ of setting, $\pm .2 \mathrm{~V}$.

## Operating characteristics

Logic threshold circuitry is operative during NORM, QUAL, kHz, TOTLZ and ms measurements.

## GENERAL

Data probe tip: Acts as high-speed logic probe in the NORM, QUAL, kHz and TOTLZ modes. Lamp indicates high, low, bad-level and pulsing states. Minimum detected pulse width is 10 ns .
Data probe protection:
Continuous overload: $D C V, \Delta V, k \Omega$ modes only: $\pm 250 \mathrm{~V}$ AC/DC. All other modes: $\pm 150 \mathrm{~V}$ AC/DC, 20 V rms at input frequencies $>\mathbf{2 ~ M H z}$.
Intermittent overload: $\pm 250 \mathrm{~V}$ AC/DC, up to 1 min , for all modes.
Timing pod protection:
Continuous overload: $\pm 100 \mathrm{~V}$ AC/DC, 20 V rms at input frequencies $>2 \mathrm{MHz}$.
Intermittent overload: $\pm 140 \mathrm{~V}$ AC/DC, up to 1 min .
Auxiliary power supply: Three rear-panel connectors supply 5 V at 0.7 A total for pulser, current tracer or microprocessor exerciser.
Operating temperature: $0^{\circ} \mathrm{C}$ to $+55^{\circ} \mathrm{C}$.
Operating humidity: $95 \% \mathrm{RH}$ at $+40^{\circ} \mathrm{C}$, except as specified otherwise for $D C V, \Delta V$ and $k \Omega$ modes.
Power: Selectable $100 \mathrm{~V}, 120 \mathrm{~V}, 220 \mathrm{~V}$ or 240 V AC line ( $+5 \%-10 \%$ ), $48-440 \mathrm{~Hz} .35 \mathrm{VA}$ maximum.
Weight: Net: $\mathbf{3 . 5} \mathrm{kg}, 8.0 \mathrm{lbs}$. Shipping: $10 \mathrm{~kg}, 22.5 \mathrm{lbs}$.
Size: 90 mm high $\times 215 \mathrm{~mm}$ wide $\times 410 \mathrm{~mm}$ deep ( $31 / 2$ in $\times 81 / 2$ in $\times 16 \mathrm{in}$ ), excluding handle.

[^1]
## 1-7. DESCRIPTION

1-8. The 5005A Signature Multimeter is a multipurpose instrument for troubleshooting electronic logic circuits to the component level. The 5005A can display digital "signatures" of logic circuits. This method of troubleshooting is called "signature analysis". Typically a logic product designed for signature analysis troubleshooting will have a programmed controller and a stored or externally-provided test program which can exercise most of the unit.

1-9. The 5005A also measures frequency, pulse counts, time intervals, DC voltages, voltage differences, positive or negative peak voltages, and resistances.

## 1-10. ACCESSORIES SUPPLIED

1-11. The accessories supplied with the 5005A are shown in Figure 1-1. Their description and part number are given below:
a. Depending on the customer's country, the line power cable supplied has one of six appropriate line (mains) connectors. Refer to Figure 2-2, Power Cable HP Part Numbers Versus Mains Plugs Available, for the part number of the correct cable.
b. Five detachable "grabber" test connectors are supplied with the 5005A. Their part number is 10230-62101. Refer to Section III for a description and use.
c. One ground lead for the data probe is supplied with the 5005 A . Its part number is 05005-60116. One data probe tip cover is supplied. Its part number is 00547-40005.

## 1-12. INSTRUMENT AND MANUAL IDENTIFICATION

1-13. The instrument serial number is located just below the power input module on the rear panel. The serial number is in the form: 0000A00000. It is in two parts; the first four digits and the letter are the serial prefix and the last five digits are the suffix. The prefix is the same for all identical instruments; it changes only when a change is made to the instrument. The suffix however, is assigned sequentially and is different for each instrument. The contents of this manual applies to instruments with the serial number prefix(es) listed under SERIAL NUMBERS on the title page.

1-14. An instrument manufactured after the printing of this manual may have a serial number prefix that is not listed on the title page. This unlisted serial number prefix indicates the instrument is different from those described in this manual. The manual for this newer instrument is accompanied by a yellow Manual Changes supplement. This supplement contains "change information" that explains how to adapt the manual to the newer instrument.

1-15. In addition to change information, the supplement may contain information for correcting errors in the manual. To keep this manual as current and accurate as possible, HewlettPackard recommends that you periodically request the latest Manual Changes supplement. The supplement for this manual is identified with the manual print date and part number, both of which appear on the manual title page. Complimentary copies of the supplement are available from Hewlett-Packard.

1-16. For information concerning a serial number prefix that is not listed on the title page or in the Manual Changes supplement, contact your nearest Hewlett-Packard office.

## NOTE

Two manuals describe the 5005A. The OPERATING MANUAL has only the first four sections. (Keep it with the 5005A.) The OPERATING AND SERVICE MANUAL has all eight sections. (Keep it in your calibration/repair department.)

## SECTION III OPERATION

## 3-1. INTRODUCTION

3-2. This section gives complete operating information for the 5005A Signature Multimeter. Descriptions of all front panel controls, connectors, and indicators as well as an operator's check, operating instructions, and operator's maintenance are given.

3-3. The 5005A performs the analog measurements; DC volts ( DCV ), difference volts ( $\Delta \mathrm{V}$ ), positive peak volts ( $\mathrm{V} p+$ ), negative peak volts ( $\mathrm{Vp}-$ ), and resistance ( $k \Omega$ ), and digital measurements; Signature Analysis (NORM or QUAL), frequency ( kHz ), totalize (TOTLZ), and time interval (ms). In all digital measurements, selectable logic thresholds define the logic states for the incoming signals. All the measurements except Signature Analysis (NORM, QUAL) are standard measurements and require little explanation. However, Signature Analysis is a new concept and therefore is described in paragraph 3-16.

## 3-4. FRONT PANEL STORAGE COVER AND CABLE STORAGE

3-5. Figure 3-1 shows the front panel storage cover with the handle locked in place for carrying. The line power cable is stored on the rear of the 5005A.


Figure 3-1. Storage Cover and Cable Storage

## 3-6. FRONT PANEL STORAGE COVER OPENING PROCEDURE

3-7. To open the front panel storage cover, perform the following procedures.

1. Pull gently at both side handle pivot points simultaneously, to unlock and rotate it.
2. Press down to open the front panel storage cover, exposing the 5005A front panel and Data Probe and Pod storage area.

## 3-8. DATA PROBE AND POD STORAGE

3-9. Figure 3-2 shows the removable front panel storage cover open with the Data Probe and Pod in the recommended storage positions. The front panel storage cover should be used to store these components when the 5005A is not in use or is being transported.


Figure 3-2. Data Probe and Pod Storage

## 3-10. FRONT PANEL STORAGE COVER REMOVAL PROCEDURE

3-11. To remove the front panel storage cover, perform the following procedures. Refer to Figure 3-3.

1. Unhook inside partition from front panel cover and raise the partition up.
2. Press in at one of the sides of the wire hinge-pin and remove inside partition.
3. Remove front panel storage cover.
4. To replace the cover and partition, perform the reverse of the removal procedure:


Figure 3-3. Front Panel Storage Cover Removal

## 3-12. TYPICAL CONNECTIONS OF 5005A TO DEVICE UNDER TEST

3-13. Figure 3-4 shows the 5005A Signature Multimeter connected to another device to take "signatures."

## NOTE

The case of the 5005A is insulating plastic material so it will not cause electrical short circuits.


Figure 3-4. Typical Connections of 5005A to Device Under Test

## 3-14. TEST TERMINAL GRABBER CONNECTIONS

3-15. Five test-terminal grabber connectors are supplied with the 5005A. A grabber can be used on the end of the Timing Pod test leads to make reliable electrical connections from the 5005A to the instrument being tested. To connect a grabber to a test lead of the Pod, simply press the grabber on to the lead as shown in Figure 3-5. To place a grabber on the IC pin, grasp the grabber and compress the thumbhold. This allows the metal hook to open and be placed on the desired IC pin. To remove the grabber, compress the thumbhold and remove the grabber from the IC pin. The removable ground $(\perp)$ test lead for the Data Probe also has a grabber.


Figure 3-5. Test Terminal Grabber Connections

## 3-16. SIGNATURE ANALYSIS

3-17. The 5005A Signature Multimeter presents digital signatures with a four-character (symbol) display on its front panel. Each character, which can be any one of 16 symbols, is shown on a 7-segment light-emitting diode (LED) display. The 16 possible characters are:


3-18. The characters presented on the display are special hexadecimal numbers which represent the residue in a CRC (Cyclical Redundancy Code) shift register in the 5005A after START and STOP signals have been received. The number of data bits between the START and STOP signals can be 1 to $\infty$ (infinity).

## NOTE

No signature appearing on the 5005A displav has any particular significance beyond being a correct (expected) signature or an incorrect signature. The number is, however, a residue in the 5005A converted to and displayed in special hexadecimal.

## 3-19. SIGNATURE ANALYSIS LITERATURE

3-20. Further Signature Analysis information literature is listed in Application Note 222-0, An Index to Signature Analysis Publications. This maintained document lists the description and part number of the available literature concerning digital Signature Analysis, which can be ordered through the nearest Hewlett-Packard Sales and Service Office.

## 3-21. HEXADECIMAL NUMBER SYSTEM SYMBOLS (DIGITS)

3-22. The four-character front panel Signature Analysis display presents numbers in a special set of hexadecimal symbols. The final six symbols are not the common hexadecimal symbols ABCDEF because the seven segment display of the 5005A cannot show a B or D that would be different from an 8 or 0 respectively (and several other symbols could be interpreted as another character when viewed upside-down e.g. $\varepsilon-3$ ). The actual characters are illustrated in paragraph 3-17.

## 3-23. PANEL FEATURES

3-24. Front and rear panel connectors, indicators, and controls of the 5005A are described in Figures 3-8, 3-9, 3-10 and 3-11 respectively. These figures locate and describe all operator controls, connectors, and indicators.

## 3-25. OPERATOR'S CHECKS

3-26. A procedure to verify the basic operation of the 5005A is provided in Table 3-6. The check utilizes the instruments self-check cycle and verification of front panel indications. No additional equipment is required.

## 3-27. POWER-UP SELF CHECK

3-28. When the 5005A is turned-on, a power-up self-check cycle is automatically started. With no inputs applied, the sequence is as follows:

1. Initially, all segments, indicators, and pushbutton LEDs on the front panel and display are lighted except the GATE and UNSTABLE LED's which flash momentarily.
2. Then, after powering-up, the rising edge
 LED's, and the pushbutton LED will light. The display will contain -..-.

3-29. During this cycle, the microprocessor performs a check sum of the internal program in ROM and a bit pattern is written into and read from RAM. Additionally, a timer test, DVM test, internal count test, LED test, and a partial check of the D/A converter circuits are performed. A failure during the cycle will display a numbered error message, or will result in a visibly improper state of the front panel display and indicators. Refer to Error Messages, paragraph 3-34.

## 3-30. QUICK OPERATION TEST

3-31. The Quick Operation Test verifies other circuits not checked in the Power-Up SelfCheck. The procedure is as follows:

1. Press the pushbutton on the front panel. Verify that the display reads O P EN.
2. Connect Data Probe tip to the Timing Pod START/ST-SP (green), STOP/QUAL (red), and CLOCK (yellow) leads sequentially. Verify that the display reads approximately 100 K ohms for each reading.
3. Connect Data Probe tip to the Timing Pod ground (black) lead. Verify that the display reads zero ohms.

## 3-32. CONDITIONAL DISPLAYS

3-33. Under certain circumstances the HP5005A will respond with a unique display, representative of a special condition. The possible conditional displays and the indicated meaning are listed in Table 3-1 below.

Table 3-1. Conditional Displays

| Function Mode | Display | Meaning |
| :---: | :---: | :---: |
| Signature Analysis NORM QUAL | ... | No measurement taken. |
| kHz | OFLO | Measurement overflow, input frequency $\geq 100 \mathrm{MHz}$. |
| totlz | OFLO | Measurement overflow, events totalized > 99,999 counts. |
| ms | OFLO | Measurement overflow, time interval $\mathbf{~} 99,999 \mathrm{~ms}$. |
| $\mathrm{V}_{\mathrm{p}}+\mathrm{vp}_{\mathrm{p}}$ | OL | Voltage peak $\geq 12.5$ volts. |
| $\mathrm{Vp}_{\mathrm{p}}, \mathrm{Vp}-$ | -OL | Voltage peak $\leq-12.5$ volts. |
| DCV | $\begin{array}{r} \mathrm{OL} \\ -\mathrm{OL} \end{array}$ | Voltage $\geq 260$ volts. <br> Voltage $\leq-260$ volts. |
| $\Delta \mathrm{V}$ | $\begin{array}{r} \mathrm{OL} \\ -\mathrm{OL} \end{array}$ | Voltage of one reference point $\geq \mathbf{2 6 0}$ volts. Voltage of one reference point $\leq-260$ volts. |
| k $\Omega$ |  | Drastic overload: $\sim 20$ volts or greater. <br> Positive source 2 volts connected. <br> Negative source 2 volts connected. <br> Open circuit. |
| All | ERRXX | Internal error with identifying number. |

## 3-34. ERROR MESSAGES

3-35. Failures during the Power-Up Self-Test will result in a display of a numbered error message. There are 16 numbered Error Messages, as listed below. Refer to Section VIII in the Service Manual for additional information.

## ERROR MESSAGES

ERR00 ROM checksum error
ERR04 RAM read/write error
ERR06 Timer error
ERR07 DVM Zero offset measurement exceeds $\pm 00200$
ERR08 DVM data exceeds 32000
ERR09 DVM 10V calibration measurement exceeds 10.3 V on 25 V range
ERR10 DVM 10V calibration measurement is less than 9.3 V on 25 V range
ERR11 DVM 10V calibration measurement exceeds 10.3 V on 250 V range
ERR12 DVM 10V calibration measurement is less than 9.3 V on 250 V range

ERR13 Ohms 2 V calibration exceeds 2.1 V
ERR14 Ohms 2 V calibration less than 1.9 V
ERR15 Internal count test or keyboard error (illegal keycode)
ERR16 D/A converter Zero Offset exceeds 200 mV
ERR18 DVM measurement timeout - M/Z status incorrect
ERR19 DVM data transfer error-digit strobe status incorrect
ERR20 Keyboard encoder DATA VALID signal error

## 3-36. INSTRUMENTS COMPATIBLE WITH 5005A.

3-37. The 5005A is used to test the operation of electronic digital logic products with the signature analysis method.

## 3-38. OPERATING INSTRUCTIONS

## WARNING

BEFORE THE INSTRUMENT IS SWITCHED ON, ALL PROTECTIVE EARTH TERMINALS, EXTENSION CORDS, AUTO TRANSFORMERS, AND DEVICES CONNECTED TO IT SHOULD BE CONNECTED TO A GROUNDED SOCKET. ANY INTERRUPTION OF THE PROTECTIVE EARTH GROUNDING WILL CAUSE A POTENTIAL SHOCK HAZARD THAT COULD RESULT IN PERSONAL INJURY.

## WARNING

THE GROUND TEST LEADS ON THE POD AND DATA PROBE ARE TIED TO THE CHASSIS GROUND OF THE INSTRUMENT AND SHOULD NOT BE CONNECTED TO A VOLTAGE OTHER THAN GROUND FOR MEASUREMENTS.

## WARNING

ONLY FUSES WITH THE REQUIRED RATED CURRENT AND SPECIFIED TYPE SHOULD BE USED. DO NOT USE REPAIRED FUSES OR CIRCUITED FUSE-HOLDERS. TO DO SO COULD CAUSE A SHOCK OR FIRE HAZARD.

## CAUTION

Before the instrument is turned on, the Line Module must be set to match the voltage of the power line, or damage to the instrument could result.

3-39. The 5005A makes analog measurements; $D C V, \Delta V, V p+, V p-, k \Omega$, and digital measurements; NORM, QUAL kHz, TOTLZ, ms. In all digital modes, the 5005A interprets input signal levels according to the thresholds set. That is, the thresholds define the logic levels for the incoming signals.

## 3-40. General Set-Up Procedures

3-41. The general set-up procedures described below are to be used prior to performing the measurement set-ups in Tables 3-7 through 3-15.

1. Set the 5005 A LINE switch to ON. The 5005A performs a power-up self-check and goes into NORM mode. (See paragraph 3-27.)
2. Select the desired FUNCTION pushbutton.
3. Select and set the THRESHOLD, if required.
4. Select and set the POLARITY edges or QUAL level, if required.
5. Connect the Timing Pod leads to the signals to be measured, if required.

## 3-42. Programming the Input Logic Levels

3-43. The 5005A is pre-programmed to trigger on standard logic thresholds. The 5005A automatically powers-up in the TTL logic family mode and triggers at the voltage values listed in Table 3-2. The logic family mode for DATA (Probe), CLOCK (Pod), and ST-SP-QL (Pod) can be changed by pressing the pushbutton corresponding to that input. To change from one logic family to another, press the appropriate threshold pushbutton (DATA, CLOCK, or ST-SP-QL) in rapid succession until the logic family (TTL, ECL, CMOS 5V) LED lights. The following examples describe this procedure.

1. Press the $\square$ pushbutton three times in succession. The first press displays the

TTL High DATA THRESHOLD level $(2.00 \mathrm{H})$. The second press displays the TTL Low DATA THRESHOLD level ( 0.80 L ). The third press changes the DATA logicthreshold levels to the next logic family (ECL) and displays the High DATA THRESHOLD level for that logic family $(-1.10 \mathrm{H})$. The programmed logic levels for the selected input (DATA, CLOCK, or ST-SP-QL) can be reviewed at any time by pressing the respective pushbutton once for the High level, and once more for the Low level. If no pushbuttons are pressed for approximately 2 seconds, the display will return to the previously set operating mode.
2. Press the $\square^{\text {cock }}$ pushbutton two times in quick succession. The first press displays the CLOCK THRESHOLD TTL trigger level. The second press changes the CLOCK logic threshold level to the next logic family (ECL), and displays the new CLOCK THRESHOLD trigger level ( -1.30 ).
3. Press the $\square$ pushbutton two times in quick succession. The first press displays the ST-SP-QL THRESHOLD TTL trigger level. The second press changes the ST-SP-QL logic threshold level to the next logic family (ECL) and displays the new ST-SP-QL THRESHOLD trigger level ( -1.30 ).

Table 3-2. Logic Family Voltage Levels

| FUNCTION | THRESHOLDS |  |  |
| :---: | :---: | :---: | :---: |
|  | ITL | ECL | 5v CMOS |
| DATA | $\text { H } 2.00 \mathrm{~V}$ | $\begin{aligned} & -1.10 \mathrm{~V} \\ & -1.50 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 3.50 \mathrm{~V} \\ & 1.50 \mathrm{~V} \end{aligned}$ |
| CLOCK | 1.40V | -1.30V | 2.50 V |
| ST-SP-QL | 1.40 V | -1.30V | 2.50 V |

## 3-44. Threshold Level Setting and Adjustment

3-45. To change the value of a programmed threshold, within any logic family, the appropriate input threshold pushbutton (DATA, CLOCK, or ST-SP-QL) should be pressed until the level to be changed is displayed. An H or L will follow the displayed DATA THRESHOLD setting indicating the High or Low logic level currently set. To change the levels once the family (an H or L level
for DATA) is selected, the $\because$ ADJUST/NOISE MARG pushbuttons are pressed,
slewing the levels up or down respectively. The display will contain the current setting of the selected level. Setting and adjusting the input THRESHOLD levels is the same procedure for all measurement modes of the 5005A. For this reason, the following examples are given only for the NORM Signature Analysis mode. Refer to Table 3-3 to indicate what THRESHOLD pushbuttons are active in each measurement mode.

1. To modify any of the input THRESHOLDs (High or Low DATA, CLOCK or ST-SP-QL) in any of the three logic families (TTL, ECL CMOS 5V, that THRESHOLD has to be displayed. This is done by pressing the corresponding THRESHOLD pushbutton, DATA, CLOCK, or ST-SP-QL until the required family LED is lighted and the threshold voltage is displayed; High or Low in case of DATA THRESHOLDS.
2. While the threshold voltage is displayed, it can be changed by pressing

or
ADJUST/NOISE MARG pushbuttons. A single depression will cause a 50 mV step change, while holding the pushbutton down will cause a repeated stepping up or down with increasing speed. The maximum threshold voltage that can be set is $\pm 12.5 \mathrm{~V}$. If no pushbuttons are pressed for approximately 2 seconds, the display will return to the previously set operating mode.
3. Whenever a threshold value, different from the preset (standard) value is displayed, the UNCAL (uncalibrated) LED will be lighted. The UNCAL LED will also be lighted in any measurement mode using one or more non-standard thresholds.

Table 3-3. Thresholds Used in Each Function

| FUNCTION | THRESHOLDS |  |  |
| :--- | :---: | :---: | :---: |
|  | DATA | CLOCK | ST-SP-QL |
|  | $*$ |  | $\vdots$ |
| QUAL | $*$ |  |  |
| kHz | $*$ |  |  |
| TOTLZ | $*$ |  |  |

*Indicates that particular THRESHOLD pushbutton is active.

## 3-46. Polarity Setting and Change

3-47. The procedure for setting and changing the POLARITY edges or level is contained in the following instructions. Refer to Table 3-4 to indicate what POLARITY pushbuttons are active in each measurement mode.

1. To change the POLARITY edges (CLOCK, START, or STOP), the corresponding push-
 is pressed and the desired edge-select LED is lighted.
2. To change the POLARITY level (QUAL), the corresponding pushbuitton
 is pressed and the desired level LED is lighted. The left LED indicates High level active, and the right LED indicates Low level active.

Table 3-4. Polarities Used in Each Function

| FUNCTION | POLARITY |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
|  | CLOCK | START | STOP | QUAL |
|  | $*$ | $*$ | $*$ |  |
| QUAL | $*$ | $*$ | $*$ | $*$ |
| TOTLZ |  | $*$ | $*$ |  |

- Indicates that particular POLARITY pushbutton is active. POLARITY pushbuttons are active only in the four listed functions.


## 3-48. MEASUREMENT PROCEDURES

3-49. The following paragraphs describe the general measurement functions of the 5005A Signature Multimeter. Tables 3-7 through 3-15 show general operating procedures with the 5005A in typical measurement setups.

## 3-50. Signature Analysis Measurements (NORM)

3-51. The 5005A can make Signature Analysis measurements on TTL, ECL , and 5V CMOS logic families. In addition, the threshold can be set to any level between -12.5 V to +12.5 V to make measurements on other logic families. The maximum input data rate is 20 MHz .

## NOTE

Each measurement function of the 5005A is selected by pressing its function pushbutton. If any threshold or polarity settings are relevant to this measurement, the corresponding LEDs will be lighted.

## 3-52. Signature Analysis Measurements (QUAL)

3-53. The 5005A Signature Analysis measurements can be enhanced with the Signature QUAL mode. The QUAL input, on the Timing Pod, is sensed by the 5005A as a Data Qualifier. Conceptually, the qualifier can be thought of as an "enable" signal. See Figure 3-6 The active qualified level (logic low or high) can be selected by the QUAL pushbutton. The START and STOP polarities can still be individually selected with the POLARITY pushbuttons. When in the QUAL Signature mode, the red Timing Pod lead becomes the QUAL (qualifier) input and the green timing Pod lead becomes the START and STOP input.


Figure 3-6. Signature Analysis Measurements

## 3-54. Frequency Measurements

3-55. The 5005A makes frequency measurements, using TTL, ECL, and CMOS logic family thresholds, on input signals within the range of 0 to 50 MHz . These frequencies are counted directly with no prescaling techniques applied. The measurement gate time is fixed at one second. This gives a resolution of 1 Hz up to 100 kHz where the resolution becomes 1 LSD at a 5 digit display. The accuracy is $\pm 0.01 \%$ of reading $\pm 1$ count.

## 3-56. Totalize Measurements

3-57. The 5005A can count the number of pulses occuring at the Data Probe between the START and STOP timing signals. In this mode, all the inputs (Start, Stop, and Data) are used asynchronously. The Clock input is not used. In the totalize mode, the 5005A can accumulate from 0 to 99,999 counts at a maximum rate of 50 MHz . Figure 3-7 illustrates the timing relationship in the totalize measurement mode of operation.


Figure 3-7. Totalize Measurement

## 3-58. Time Interval Measurements

3-59. Time interval measurements are made between a selected transition at the START lead and a consecutive transition on the STOP lead. The range is from 0 to 99,999 milliseconds with an accuracy of $\pm 0.01 \%$ of reading $\pm 1$ count. Two source time interval measurements are displayed on a 5-digit display with a resolution of 100 ns .

## NOTE

The Start and Stop trigger thresholds are connected together internally, but differences do exist in the trigger circuitry. This results in a small differential between the Start and Stop trigger levels. This condition allows the possibility of unexpected measurements during the Time Interval mode. For example:


For Time Interval measurements, the expected result would be the period (t period) of the input sinewave. However, depending on the trigger level differential, an unexpected measurement (t measured) may result.

## 3-60. Volts Peak, Plus or Minus Measurements

3-61. Peak voltages can be measured between $\pm 12.0 \mathrm{~V}$ provided the peak duration is $\geq 10 \mathrm{~ns}$ and the rate is $\geq 20 \mathrm{~Hz}$. The $31 / 2$-digit display provides a resolution of 50 mV with an accuracy of $\pm 2 \%$ of reading $\pm 5 \%$ of p-p signal $\pm 100 \mathrm{mV}$.

## 3-62. DC Volt Measurements

3-63. The 5005 A can measure a maximum of $\pm 250$ VDC with a 10 M input impedance and features auto ranging and auto polarity circuits. The $41 / 2$-digit display gives a resolution of 1 mV up to $25 \mathrm{~V}, 10 \mathrm{mV}$ from 25 V to 100 V and 100 mV from 100 V to 250 V . The accuracy is $\pm 0.1 \% \pm 2 \mathrm{mV}$ up to 25 V and $\pm 0.25 \% \pm 20 \mathrm{mV}$ from 25 V to 250 V .

## 3-64. Delta Volt Measurements

3-65. The 5005 A can measure a difference in voltage levels up to +250 V (maximum differential 500 V ) with an input impedance of 10 M . The $41 / 2$-digit display gives a resolution of 1 mV if both voltages are less than $25 \mathrm{~V}, 10 \mathrm{mV}$ if the difference is from 25 V to 100 V , and 100 mV if the difference is from 100 V to 250 V . The accuracy is $\pm 0.1 \% \pm 2 \mathrm{mV}$ for both voltages less than 25 V and $\pm 0.25 \%$ otherwise. The "reference" for the difference measurement is determined from the voltage present at the probe (tip) at the time the $\Delta V$ function key is pressed. In this mode, the Data Probe ground (if used) must be at earth potential.

## 3-66. Resistance Measurements

3-67. Resistance measurements can be made from 0 to $10 \mathrm{M} \Omega$. The resolution and accuracy are given in Table 1-1.

## 3-68. OPERATOR'S MAINTENANCE

3-69. The only maintenance the operator should normally perform is the replacement of the primary fuse on the 5005A. This fuse is located within the A7 Line Module Assembly. For instructions on how to change the fuse, refer to Section II, Line Voltage Selection.

CAUTION

Make sure that only fuses with the required rated current and of the slow-blow type are used for replacement. The use of repaired fuses and the short-circuiting of fuse holders must be avoided.

Model 5005A
Operation


Figure 3-8. Signature Multimeter, Probe and Pod Features


| DISPLAY | Contains the five seven-segment LED displays, and the preceding minus sign. |
| :---: | :---: |
| GATE LED | Flashing of GATE LED indicates 5005A is being gated. |
| UNSTABLE LED | Indicates an unstable signature reading. |
| UNCAL LED | Indicates that one or more of currently used input threshold levels is adjusted to a non-standard value. |
| TTL LEDs | Indicates the respective thresholds are set to test TTL logic. The TTL LED will be lighted even if the thresholds have been modified by the user. The UNCAL LED will light to indicate this condition. |
| ECL LEDs | Indicates the respective thresholds are set to test ECL logic. The ECL LED will be lighted even if the thresholds have been modified by the user. The UNCAL LED will light to indicate this condition. |
| CMOS LEDs 5V | Indicates the respective thresholds are set to test 5 V CMOS logic. The 5 V CMOS LED will be lighted even if the thresholds have been modified by the user. The UNCAL LED will light to indicate this condition. |

Model 5005A
Operation


Figure 3-10. Front Panel Controls


| (25) | Vp+ | This pushbutton activates the positive peak voltage measurement. |
| :---: | :---: | :---: |
| (21) | ms | The ms pushbutton activates the time interval measurements between the START and STOP signals at the Timing Pod leads. |
| (28) | $\Delta \mathbf{V}$ | The delta volt pushbutton activates the 5005A to measure voltage levels at the Data Probe referenced to the voltage at the Data Probe at the time the $\Delta V$ pushbutton was pressed. |
| 29 | totlz | This pushbutton activates the 5005A for counting the number of pulses at the input to the Data Probe occurring between the START and STOP pulses at the input to the Timing Pod. |
| 30 | DCV | The DCV pushbutton activates the 5005 A to measure the voltage at the Data Probe tip referenced to ground. |
|  | kHz | The kHz pushbutton activates the 5005A for frequency measurements. |
| (3) | LINE ON-OFF | This is the main line switch for power to the 5005A. |
| 33 | QUAL | The QUAL pushbutton activates the 5005A for signature analysis in the qualified mode. The CLOCK, START, STOP edges, and QUAL level as well as the logic thresholds are programmable in this mode. |
| (34) | NORM | The NORM pushbutton activates the 5005A for signature analysis in the normal mode. The CLOCK, START, and STOP trigger edges as well as the logic thresholds are programmable in this mode. |

Model 5005A
Operation

35) The ac power input module permits operation with $100,120,220$, or 240 volts ac. The number visible in the window indicates nominal line voltage to which instrument must be connected (see Figure 2-1). Protective grounding conductor connects to the instrument through this module.

36 This external connector provides three +5 V sources to power the HP545A Logic Probe, the HP546A Logic Pulser, the HP547A Current Tracer, or the HP5001A Microprocessor Exerciser.
(37) Fuse-Pull.

Figure 3-11. Rear Panel Features

Table 3-5. Operator Checks

## OPERATOR CHECKS PROCEDURE

## NOTE

Before switching on the instrument, ensure that the voltage selector is set to the correct position, the correct fuse is installed, and the safety precautions, as described in Section II, paragraph 2-5 through 2-11, are observed.

## RESUTTS

1. Set 5005A LINE switch to ON.

When the instrument is first turned-on, the microprocessor performs a self-test as indicated by all LEDs lighted for a few seconds. The GATE and UNSTABLE LEDs flash momentarily. After self-test, the 5005A should be in the NORM Signature Analysis mode, with TTL thresholds selected and all positive polarities indicated by the respective LEDs.

## NOTE

If during power-up or normal operation, an Error Message is displayed, the 5005A could be defective. Refer to Paragraph 3-34, ERROR MESSAGES, in this section.
2. Press $\bullet$
pushbutton LED lights. 5005A displays O P E N.
3. Connect Data Probe
tip to the Pod START/
ST-SP (green), STOP/
QUAL (red) and
CLOCK (yellow)
leads sequentially.
4. Connect Data Probe

5005A measures $0 \pm .002$.
tip to the Pod ground (black) lead.

# NORM SIGNATURE ANALYSIS MEASUREMENT PROCEDURE 

## NOTE

Correct (expected) signatures for the Device Under Test (DUT) must be known for proper use of the 5005A. Signatures will usually be listed in the troubleshooting section of the DUT manual.

## NOTE

The Logic probe is active in this mode.

## STEP

PROCEDURE
RESULTS
1.

## Press <br> 

\%
pushbutton lights.
2. Connect START/ST-SP, STOP/QUAL, CLOCK, and Pod ground ( $\perp$ ) leads to specified test points of the DUT. (Refer to DUT manual.)
3.
 Corresponding LEDs light.
st sp.al
to the Logic
family indicated in
DUT manual.

## NOTE

If the DUT manual specifies a 5004A Signature Analyzer, select only the preset TTL THRESHOLD levels.
4. Set


Specified edges toggle and LEDs light. GATE light indicates gating.
and
 edges as
stated in DUT manual.

Table 3-6. NORM Signature Analysis Measurement (Continued)

## NORM SIGNATURE ANALYSIS MEASUREMENT PROCEDURE (Continued)

5. The set-up can be checked by probing Vcc for an expected signature. to the tested node of DUT.
6. Connect Data Probe 5005A displays test signatures to be compared with those in

5005A displays Vcc signature. DUT manual.

## NOTE

The first two signatures displayed may be wrong, which is noticable when slow gating is used. In this condition the UNSTABLE LED will light and the signatures should be ignored. When a signature, which is different from the preceeding signature is displayed, the UNSTABLE LED lights. The first correct signature (following an incorrect signature) will have the UNSTABLE LED lighted. Only at the second correct signature will the UNSTABLE LED turn-off. The 5005A has to read at least two identical stable signatures before the UNSTABLE LED will turn-off as indicated below.
DISPLAYED
SIGNATURE
INCORRECT
INCORRECT CORRECT CORRECT CORRECT
UNSTABLE ON ON ON OFF OFF

# QUAL SIGNATURE ANALYSIS MEASUREMENT PROCEDURE 

## NOTE


#### Abstract

Correct (expected) signatures for the Device Under Test (DUT) must be known for proper use of the 5005A. Signatures will usually be listed in the troubleshooting section of the DUT manual.


## NOTE

The Logic probe is active in this mode.

## STEP

PROCEDURE
RESULTS

1. Press

oUAL
-0. pushbutton lights.
2. Connect START/ST-SP STOP/QUAL, CLOCK, and Pod ground ( $\perp$ ) leads to specified test points of the DUT. (Refer to DUT manual.)
3. 



Corresponding LEDs light.
4. Set
 edges and

Specified edges toggle and LEDs light. GATE light indicates gating.
Logic family indicated in DUT manual.
oual

level as in
DUT manual.
5. The set-up can be 5005A displays Vcc signature. checked by probing Vcc for an expected signature.

Table 3-7: QUAL Signature Analysis Measurement (Continued)

## QUAL SIGNATURE ANALYSIS MEASUREMENT PROCEDURE (Continued)

6. Connect Data Probe to the tested node of DUT.

5005A displays test signatures to be compared with those in DUT manual.

## NOTE

The first two signatures displayed may be wrong, which is noticable when slow gating is used. In this condition, the UNSTABLE LED will light and the signatures should be ignored. When a signature, which is different from the preceeding signature is displayed, the UNSTABLE LED lights. The first correct signature (following an incorrect signature) will have the UNSTABLE LED lighted. Only at the second correct signature will the UNSTABLE LED turn-off. The 5005A has to read at least two identical stable signatures before the UNSTABLE LED will turnoff as indicated below.
DISPLAYED INCORRECT INCORRECT CORRECT CORRECT CORRECT
SIGNATURE

| $\substack{\text { UNSTABLE } \\ \text { LED }}$ | ON ON OF |
| :---: | :---: | :---: | :---: | :---: |

## FREQUENCY MEASUREMENT PROCEDURE

## NOTE

The Logic probe is active in this mode.
STEP PROCEDURE RESULTS
1.

2. Set $\square^{\text {data }}$ to desired
logic family.
3. Ensure one of the ground ( $\perp$ ) leads is connected to the DUT ground. For frequencies above 10 MHz , the Data Probe ground ( 1 ) lead should be used.
pushbutton lights. Gate LED flashes at the fixed 1 Hz gating rate.

Selected logic family LED lights.

Table 3-9. Totalize Measurement

## TOTALIZE MEASUREMENT PROCEDURE

## NOTE

The Logic probe is active in this mode.

## STEP PROCEDURE <br> RESULTS

1. Press $\square$ rortz pushbutton lights

Selected logic family LEDs light.
3. Set desired

and
 edges.
4. Connect the Pod START/ST-SP and STOP/QUAL leads to the START and STOP signals.
5. Connect the Pod ground ( $\perp$ ) lead to the ground of the DUT.
6. Place the Data Probe tip on the signal to be totalized.

GATE light indicates gating.

Display shows the number of pulses occurring during the time between the Start and Stop edges.

Model 5005A
Operation

## TIME INTERVAL MEASUREMENT PROCEDURE

## NOTE

The Logic probe is not active in this mode and any activity by the lamp should be ignored.

## STEP

PROCEDURE

1. Press $\quad \bullet$.
2. Set $\square$ to
desired logic family.
3. Set desired
and edges.
4. Connect the Pod ground ( $\perp$ ) lead to the ground of the DUT.
5. Connect the Pod START/ST-SP and STOP/QUAL leads to the START and STOP signals to be measured.

## RESULTS

0 pushbutton lights.

Selected logic family LED lights. Selected edges toggle and LEDs light.

GATE light indicates gating.

Display shows the time interval between selected transitions of the START and STOP signals.

Table 3-11. Resistance Measurement

## RESISTANCE MEASUREMENT PROCEDURE

## NOTE

The Logic probe is not active in this mode and any activity by the lamp should be ignored.

## STEP

PROCEDURE
RESULTS
1.

pushbutton lights. If the Data Probe is not connected, the 5005A displays O P E N.

## CAUTION

Before taking resistance measurements ensure the tested circuit is not under power and disconnected from the earth ground. This can normally be done by disconnecting the AC power cord.
2. Connect Data Probe ground ( 1 ) lead on one side of resistance to be measured.
3. Place Data Probe tip on other side of resistance to be measured.

## VOLTAGE MEASUREMENT PROCEDURE

## NOTE

The Logic probe is not active in this mode and any activity by the lamp should be ignored.

STEP PROCEDURE

1. Press $\quad$.
2. Connect Data Probe or Pod ground ( $\perp$ )
lead to the common ground point of source to be measured.
3. Place Data Probe tip on voltage point to be measured.

Display shows the measured voltage between the Data Probe and ground.

## CAUTION

The Ground input of the DVM is attached to earth ground via the instrument chassis. Do not connect to any voltage other than earth ground.

Table 3-13. Delta Voltage Measurement

## DELTA VOLTAGE MEASUREMENT PROCEDURE

## NOTE

The Logic probe is not active in this mode and any activity by the lamp should be ignored.

PROCEDURE
RESULTS

1. Connect Data Probe or Pod ground ( 1 ) lead to the common ground point of source to be measured.
2. Place Data Probe tip on circuit point to be used as a voltage reference point. Press $\quad \bullet$.

Hold Data Probe on voltage reference until a numeric display ( $\approx 0.000$ ) appears.
3. Place Data Probe tip on the circuit point whose voltage is to be measured.

Display shows the voltage difference between the currently probed circuit point and the previously defined reference (step 2) point.

## PEAK VOLTAGE MEASUREMENT PROCEDURE

## NOTE

The Logic probe is not active in this mode and any activity by the lamp should be ignored.

STEP
PROCEDURE
RESULTS

1. Press $\quad$ or $\square^{\mathrm{v}_{\mathrm{p}}}$. Selected pushbutton lights.
2. Connect Data Probe ground ( $\perp$ ) lead to the ground of test. Leaving the Data Probe ground disconnected will result in inaccurate measurements.

## NOTE

Disregard blinking of GATE LED and Data Probe logic light.
3. Place Data Probe tip on the circuit point at which peak plus or minus voltage is to be measured.

BLANK

## APPENDIX 3: ACTUAL REPAIR OF P-C BOARDS.

This section gives information on touch-up, repairing and changing PCB's. ( printed-circuit boards) and is based on the information sheet 024 of the Centre for Technology of the Philips Company.
301. Required tools and materials.

It is recommended to equip a special work station where repairs and modifications on PCBs can be performed and where all tools and materials required will be available. Required are:

- magnifying glass to inspect soldering joints, holes etc
- solder sucking wick; this wick consists of copper litz impregnated in colophony resin. Because of the capillary action the heated solder is sucked up. The wick has a width of $1,6 \mathrm{~mm}$. This size is available from Philips under the code number 032210700091.
- soldering iron with suction, such as for instance the PACE brand, available locally. Recommended are the portable light duty model MP-1-E or the somewhat heavier type MBT-100-E for fixed installation.
- tweezers
- erase brush for mechanical cleaning
- temperature-controlled soldering iron of about 30 Watts with fine tip, for instance the type TCP 50 of Weller-Magnastat with tip No. 7.
- hand-held solder sucker, with as little recoil as possible
- side-cutting pliers
- suction soldering iron: a combination of a soldering iron with suction action with simply exchangeable hollow bit, temperature controlled heating, simple to clean. Such soldering irons are a.o. available from the brand PACE.
- isopropyl alcohol for cleaning the surface.
- adhesive glue, non conductive.

302. Bonding parts of the printed wiring which have become loose.

Sometimes the printed wiring can become loose and detach itself from the carrier board. To repair, proceed as follows:

1. Clean the conductor with alcohol and a brush.
2. Use the brush to apply a limited quantity of adhesive onto the conductor and around it for a distance of at least $3,5 \mathrm{~mm}$.
3. Press the conductor home with a rod
4. Dry the $P C B$
5. Destructive Replacement of defective components.
6. Cut the connecting wires on the component side.
7. Remove the remaining wires out of the holes by means of temperature controlled soldering iron and fine-point tweezers. Remove the solder out of the hole by means of the suction soldering iron or a simple soldering iron, solder sucker and sucking wick.
8. Check with the magnifying glass that the holes are completely empty; if necessary apply the soldering iron and sucking wick again.
9. Put the replacement I.C. into the place just cleaned, observing the polarity of the I.C.
10. Carefully solder the I.C. into place, taking care that all joints "have "run" properly and that no short-circuits have been caused between two adjacent pins by applying too much solder.
11. Test the P.C.B. on the Exerciser.
12. Clean the spot and apply a thin coating of protective lacquer.
13. Non-destructive replacement of I.C.'s.
14. Remove all solder from the pins of the I.C. by means of a suction soldering iron or an iron + sucking wick.
15. Check with tweezers that all pins are loose.
16. Remove component.
17. Clean the mounting place of the I.C. with alcohol and a brush.
18. Place the I.C. into the holes just vacated, observing the correct polarity.
19. Solder the I.C. into place, using as little solder as possible, but making sure that the solder has "run" properly through the hole and correct contact is made.
20. Check the soldering spots with the aid of a magnifying glass on both sides, looking for "dry joints" and short circuits.
21. Check the P.C.B. on the Exerciser.
22. Clean the spot with alcohol and a brush and apply a coat of protective lacquer
23. Replacement of I.C.'s by soldering machines with standing wave.
When a workshop disposes of a wave soldering machine, it is possible to install a special nozzle on the wave, having the dimensions of the I.C., and melt the spot for about 3 seconds at the same time using an I.C. extractor to pull the I.C. from the P.C.B. Be careful not to burn the printed wiring by excessive heat!


| Symbol | Name |  | Truth Teble |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 4-Bit Universal Shift Register (positive going clock) |  | Serial Operation: $\mathrm{PE}=\mathrm{L}$ <br> Jर्K $\quad \mathbf{O}_{\mathbf{0}} \ldots \ldots \ldots \ldots$ <br> Parallel Operation: $\mathrm{PE}=\mathrm{H}$ <br> $P_{0}=O_{0} ; \ldots \ldots . P_{3}=O_{3}$ <br> $T / C=H=$ non inverted <br> $\mathrm{T} / \mathrm{C}=\mathrm{L}=$ inverted |  |
|  |  |  |  |  |
| Serial operation when $\mathrm{PL}=\mathrm{L}$ <br> 8-Bit Static <br> Serial data to $\mathrm{O}_{5}, \mathrm{O}_{6}, \mathrm{O}_{7}$ Shift Register (Positive-going <br> Parallel operation when $\mathrm{PL}=\mathrm{H}$ clock) $P_{5}=O_{5} ; P_{6}=O_{6} ; P_{7}=0_{7}$ |  |  |  |  |
| 12-Stage Binary <br> Ripple counter on positive-going Counter clock |  |  |  |  |
|  | $\xrightarrow{ }{ }^{+} \mathrm{O}_{0}$ | 1-of | of - 4 | Active High : <br> Also used Active Low (inverted ruth table) |

## ANNEX

4

DATA ON INTEGRATED CIRCUITS

## CONTENTS ANNEX B

## Annex B Data on Integrated circuits

| Philips | HEF 4001 B | Quadruple 2-input NOR gate | B-I | Unclas, |
| :---: | :---: | :---: | :---: | :---: |
| Philips | HEF 4002 B | Dual-4 input NOR gate. | B-I | Unclas. |
| Philips | HEF 4011 B | Quadruple 2-input NAND gate | B-I | Unclas. |
| Philips | HEF 4012 B | Dual 4-input NAND gate. | B-II | Unclas. |
| Philips | HEF 4013 B | Dual D-type flip-flop | B-II | Unclas. |
| Philips | HEF 4015 B | Dual 4-bit static shift register | B-III | Unclas. |
| Philips | HEF 4017 B | 5-stage Johnson counter | .B-IV | Unclas. |
| Philips | HEF 4021 B | 8-bit static shift register | B-V | Unclas. |
| Philips | HEF 4023 B | Triple 3-input NAND gate | $B-V I I$ | Unclas. |
| Philips | HEF 4025 B | Triple 3-input NOR gate. | B-VII | Unclas. |
| Philips | HEF 4030 B | Quadruple Exclusive-OR gate. | $B-V I I$ | Unclas. |
| Philips | HEF 4035 B | 4-bit universal shift register. | B-VIII | Unclas. |
| Philips | HEF 4040 B | 12-stage binary counter | $B-X$ | Unclas. |
| Philips | HEF 4053 B | Triple 2-channel analogue |  |  |
|  |  | multiplexer/demultiplexer. | B-XI | Unclas. |
| Philips | HEF 4555 B | Dual 1-of-4 decoder/demultiplexer | B-XII | Unclas. |
| Philips | HEF 4556 B | Dual 1-of-4 decoder/demultiplexer | $B-X I I I$ | Unclas. |
| Philips | HEF 40097 B | 3-State Hex non-inverting buffer | B-XIV | Unclas. |
| Philips | HEF 40098 B | 3-State Hex inverting buffer. | . B-XV | Unclas. |
| Philips | HEF 40175 B | Quadruple D-type flip-flop. . . | . B-XVI | Unclas. |
| INTEL |  |  |  |  |


| N74LS04N | Hex inverting buffer . . . . . . . . . . . . . . . . . . . . B-XVII | Unclas. |
| :---: | :---: | :---: |
| 2708 | 8 K UV erasable PROM. . . . . . . . . . . . . . . . . . B-XVIII | Unclas. |
| 2104 A | $4096 \times 1$ bit Dynamic RAM . . . . . . . . . . . . . . . B-XXII | Unclas. |

Advanced Micro devices


## QUADRUPLE 2-INPUT NOR GATE

The HEF4001B provides the positive quadruple 2 -input NOR function. The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance.

$\sqrt{14} \sqrt{13} \sqrt{12} \sqrt{11} \sqrt{10}$ 困


HEF4001BP: 14-lead DIL; plastic (SOT-27). HEF4001BD: 14 -lead DIL; ceramic (SOT-73).

HEF4002B
gates

## DUAL 4-INPUT NOR GATE

The HEF4002B provides the positive dual 4 -input NOR function. The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance.




HEF4002BP : 14-lead DIL; plastic (SOT-27). HEF4002BD : 14-lead DIL; ceramic (SOT-73).

QUADRUPLE 2-INPUT NAND GATE

## gates

The HEF4011B provides the positive quadruple 2 -input NAND function. The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance.


HEF4011BP: 14-lead DIL; plastic (SOT-27).
HEF4011BD: 14-lead DIL; ceramic (SOT-73).

HEF4012B

## gotes

## DUAL 4-INPUT NAND GATE

The HEF4012B provides the positive dual 4 -input NAND function. The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance.



HEF4012BP: 14-lead DIL; plastic (SOT-27). HEF4012BD: 14 lead DIL; ceramic (SOT-73).

## HEF4013B

flip-fiops

## DUAL D-TYPE FLIP-FLOP

The HEF4013B is a dual D-type flip-flop which is edge-triggered and features independent set direct, clear direct, and clock inputs. Data is accepted when CP is LOW and transferred to the output on the positive-going edge of the clock.
The active HIGH asynchronous clear-direct ( $C_{D}$ ) and set-direct ( $S_{D}$ ) are independent and override the D or CP inputs. The outputs are buffered for best system performance.


PINNING
D data inputs
CP clock input ( $L$ to $H$ edge-triggered)
$\mathrm{S}_{\mathrm{D}}$ asynchronous set-direct input (active HIGH)
$C_{D}$ asynchronous clear-direct input (active HIGH)
O true output
$\overline{0}$ complement output


HEF4013BP: 14-lead DIL; plastic (SOT-27). HEF4013BD: 14-lead DIL; ceramic (SOT-73).

TRUTH TABLES

| inputs |  |  |  |  | outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $S_{D}$ | $C_{D}$ | $C P$ | $D$ | $O$ | $O$ |  |  |
| $H$ | $L$ | $X$ | $X$ | $H$ | $L$ |  |  |
| $L$ | $H$ | $X$ | $X$ | $L$ | $H$ |  |  |
| $H$ | $H$ | $X$ | $X$ | $H$ | $H$ |  |  |


| inputs |  |  |  | outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{S}_{\mathrm{D}}$ | $\mathrm{C}_{\mathrm{D}}$ | CP | D | $\mathrm{O}_{\mathrm{n}}+1$ | $\mathrm{O}_{\mathrm{n}+1}$ |
| L | L | J | L | L | H |
| L | L | S | H | H | L |

$\mathrm{H}=\mathrm{HIGH}$ state (the more positive voltage)
$\mathrm{L}=$ LOW state (the less positive voltage)
$\mathrm{X}=$ state is immaterial
$\int=$ positive-going transition
$\mathrm{O}_{\mathrm{n}+1}=$ state after clock positive transition

The HEF4015B is a dual edge-triggered 4-bit static shift register (serial-to-parallel converter). Each shift register has a serial data input (D), a clock input (CP), four fully buffered parallel outputs ( $\mathrm{O}_{0}$ to $\mathrm{O}_{3}$ ) and an overriding asynchronous master reset input (MR). Information present on $D$ is shifted to the first register position, and all the data in the register is shifted one position to the right on the LOW-toHIGH transition of CP. A HIGH on MR clears the register and forces $\mathrm{O}_{0}$ to $\mathrm{O}_{3}$ to LOW, independent of CP and D.


LOGIC DIAGRAM (one register)


HEF4015BP: 16 -lead DIL; plastic (SOT-38Z). HEF4015BD: 16 -lead DIL; ceramic (SOT-74).

PINNING
$D_{A}, D_{B}$
$M_{A}, N_{i} R_{B}$
${ }^{C P_{A}},{ }^{C P} P_{B}$
$O_{U A}, O_{1 A}, O_{2 A}, O_{3 A}$
$\mathrm{O}_{\text {OB }}, \mathrm{O}_{1 \mathrm{~B}}, \mathrm{O}_{2 \mathrm{~B}}, \mathrm{O}_{3 \mathrm{~B}}$
serial data input
master reset input (active HIGH)
clock input (LOW-to-HIGH edge-trigəered)
paralle! outputs
parallel outputs


TRUTH TABLE

|  | inputs |  |  | outputs |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $n$ | CP | D | MR | $\mathrm{O}_{0}$ | $\mathrm{O}_{1}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{3}$ |
| 1 | J | $\mathrm{D}_{1}$ | L | $\mathrm{D}_{1}$ | X | X | X |
| 2 | J | $\mathrm{D}_{2}$ | L | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | X | X |
| 3 | J | $\mathrm{D}_{3}$ | L | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | X |
| 4 | L | $\mathrm{D}_{4}$ | L | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ |
|  | J | X | L | no change |  |  |  |
|  | X | X | H | L | L | L | L |

[^2]
## HEF4017B

MSI

The HEF4017B is a 5 -stage Johnson decade counter with ten spike-free decoded active HIGH outputs ( $\mathrm{O}_{0}$ to Og ), an active LOW output from the most significant flip-flop ( $\overline{\mathrm{O}}_{5-9}$ ), active HIGH and active LOW clock inputs ( $\mathrm{CP}_{0}, \overline{\mathrm{CP}}_{1}$ ) and an overriding asynchronous master reset input (MR).
The counter is advanced by either a LOW to HIGH transition at $\mathbf{C P}_{0}$ while $\overline{\mathbf{C P}}_{1}$ is LOW or a HIGH to LOW transition at $\overline{C P}_{1}$ while $\mathrm{CP}_{0}$ is HIGH (see also truth table on page 3 ).
When cascading counters, the $\overline{\mathrm{O}}_{5}-9$ output, which is LOW while the counter is in states $5,6,7,8$ and 9. can be used to drive the $C P_{0}$ input of the next counter.

A HIGH on MR resets the counter to zero ( $\mathrm{O}_{0}=\overline{\mathrm{O}}_{5-9}=\mathrm{HIGH} ; \mathrm{O}_{1}$ to $\mathrm{O}_{9}=$ LOW) independent of the clock inputs ( $\mathrm{CP}_{\mathrm{O}}, \overline{\mathrm{CP}}_{1}$ ).


LOGIC DIAGRAM


## 8-BIT STATIC SHIFT REGISTER

The HEF4021B is an edge-triggered 8 -bit static shift register (parallel-to-serial converter) with a synchronous serial data input ( $\mathrm{D}_{\mathrm{S}}$ ), a clock input (CP), an asynchronous active HIGH parallel load input (PL), eight asynchronous parallel data inputs ( $P_{0}$ to $P_{7}$ ) and buffered parallel outputs from the last three stages $\left(\mathrm{O}_{5}\right.$ to $\left.\mathrm{O}_{7}\right)$. Information on $\mathrm{P}_{0}$ to $\mathrm{P}_{7}$ is asynchronously loaded into the register while PL is HIGH, independent of CP and $D_{S}$. When PL is LOW, data on $D_{S}$ is shifted into the first register position and all the data in the register is shifted one position to the right on the LOW to HIGH transition of CP.


HEF4021BP: 16-lead DIL; plastic (SOT-38Z). HEF4021BD: 16 -lead DIL; ceramic (SOT-74).

## PINNING

PL parallel load input
$P_{0}$ to $P_{7} \quad$ parallel data inputs
$D_{S} \quad$ serial data input
CP clock input (LOW to HIGH edge-triggered)
$\mathrm{O}_{5}$ to $\mathrm{O}_{7}$ buffered parallel outputs from the iast three stages

## TRUTH TABLES

Serial operation

|  | inputs |  |  |  | outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $n$ | CP | $\mathrm{D}_{\mathrm{S}}$ | PL | $\mathrm{O}_{5}$ | $\mathrm{O}_{6}$ | $\mathrm{O}_{7}$ |  |
| $\mathbf{1}$ | J | $\mathrm{D}_{1}$ | L | X | X | X |  |
| 2 | S | $\mathrm{D}_{2}$ | L | X | X | X |  |
| 3 | J | $\mathrm{D}_{3}$ | L | X | X | X |  |
| 6 | S | X | L | $\mathrm{D}_{1}$ | X | X |  |
| 7 | S | X | L | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | X |  |
| 8 | S | X | L | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ |  |
|  | L | X | L | no change |  |  |  |

Parallel operation

|  | inputs |  |  |  | outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $n$ | $C P$ | $D_{S}$ | $P L$ | $O_{5}$ | $O_{6}$ | $O_{7}$ |  |
|  | $X$ | $X$ | $H$ | $P_{5}$ | $P_{6}$ | $P_{7}$ |  |

$\mathrm{H}=\mathrm{HIGH}$ state (the more positive voltage)
$\mathrm{L}=$ LOW state (the less positive voltage)
$X=$ state is immaterial
$\delta=$ positive going transition
V = negative-going transition
$D_{n}=$ either HIGH or LOW
n = number of clock pulse transitions

HEF4023B
gates

## TRIPLE 3 -INPUT NAND GATE

The HEF4023B provides the positive triple 3-input NAND function. The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance.



HEF4023BP : 14 -lead DIL; plastic (SOT-27). HEF4023BD : $\mathbf{1 4}$-lead DIL; ceramic (SOT-73).

## HEF4025B

TRIPLE 3-INPUT NOR GATE

The HEF4025B provides the positive triple 3 -input NOR function. The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance.


## HEF4030B

## gates

QUADRUPLE EXCLUSIVE-OR GATE

The HEF4030B provides the positive quadruple exclusive-OR function. The outputs are fully buffered for highest noise irnmunity and pattern insensitivity of output impedance.

TRUTH TABLE

| $I_{1}$ | $I_{2}$ | $O_{1}$ |
| :--- | :--- | :--- |
| $L$ | $L$ | $L$ |
| $H$ | $L$ | $H$ |
| $L$ | $H$ | $H$ |
| $H$ | $H$ | $L$ |

$H=$ HIGH state (the more positive voltage)
$\mathrm{L}=\mathrm{LOW}$ state (the less positive voltage)

## 4-BIT UNIVERSAL SHIFT REGISTER

The HEF4035B is a fully synchronous edge-triggered 4 -bit shift register with a clock input (CP), four synchronous parallel data inputs ( $\mathrm{P}_{0}$ to $\mathrm{P}_{3}$ ), two synchronous serial data inputs ( $\mathrm{J}, \mathrm{R}$ ), a synchronous parallel enable input (PE), buffered parallel outputs from all 4-bit positions $\left(\mathrm{O}_{0}\right.$ to $\left.\mathrm{O}_{3}\right)$, a true/complement input ( $T / \bar{C}$ ) and an overriding asynchronous master reset input (MR).
Operation is synchronous (except for MR) and is edge-triggered on the LOW to HIGH transition of the CP input. When PE is HIGH, data is loaded into the register from $P_{0}$ to $P_{3}$ on the LOW to HIGH transition of CP .
When PE is LOW, data is shifted into the first register position from J and K and all the data in the register is shifted one position to the right on the LOW to HIGH transition of CP. D-type entry is obtained by interconnecting J and $\overline{\mathrm{K}}$.
The outputs $\left(\mathrm{O}_{0}\right.$ to $\left.\mathrm{O}_{3}\right)$ are either inverting or non-inverting, depending on $\mathrm{T} / \overline{\mathrm{C}}$ state. With $\mathrm{T} / \overline{\mathrm{C}}$ HIGH, $\mathrm{O}_{0}$ to $\mathrm{O}_{3}$ are non-inverting (active HIGH) and when $\mathrm{T} / \overline{\mathrm{C}}$ is LOW, $\mathrm{O}_{0}$ to $\mathrm{O}_{3}$ are inverting (active LOW). A HIGH on MR resets all four bit positions $\left(\mathrm{O}_{0}\right.$ to $\mathrm{O}_{3}=$ LOW if $\mathrm{T} / \overline{\mathrm{C}}=\mathrm{HIGH}, \mathrm{O}_{0}$ to $\mathrm{O}_{3}=\mathrm{HIGH}$ if $T / \bar{C}=$ LOW ) independent of all other input conditions.


HEF4035BP: 16 -lead DIL; plastic (SOT-38Z). HEF4035BD: 16 -lead DIL; ceramic (SOT-74).

## PINNING

PE
parallel enable input
$P_{0}$ to $P_{3} \quad$ parallel data inputs
$J \quad$ first stage J-input (active HIGH)
$\bar{K}$
first stage K -input (active LOW)

| CP | clock input (LOW to HIGH edge- <br> triggered) |
| :--- | :--- |
| $\mathrm{T} / \overline{\mathrm{C}}$ | true/complement input |
| MR | master reset input |
| $\mathrm{O}_{0}$ to $\mathrm{O}_{3}$ | buffered parallel outputs |

## TRUTH TABLES

Serial operation

| n | inputs |  |  |  |  | outputs |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | CP | J | $\overline{\mathrm{K}}$ | MR | $\mathrm{O}_{0}$ | $\mathrm{O}_{1}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{3}$ |  |
| $\mathbf{1}$ | J | L | L | L | L | X | X | X |  |
| 2 | J | H | H | L | H | L | X | X |  |
| 3 | J | H | L | L | L | H | L | X |  |
| 4 | J | H | L | L | H | L | H | L |  |
| 5 | J | L | H | L | H | H | L | H |  |
|  | L | X | X | L | no change |  |  |  |  |
|  | X | X | X | H | L | L | L | L |  |

$T / \bar{C}=\mathrm{HIGH} ; \mathrm{PE}=\mathrm{LOW}$
$H=$ HIGH state (the more positive voltage)
$\mathrm{L}=\mathrm{LOW}$ state (the less positive voltage)
$X=$ state is immaterial

Parallel operation

| CP | inputs |  |  |  |  | outputs |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |
|  | $\mathrm{P}_{\mathrm{O}}$ | $\mathrm{P}_{1}$ | $\mathrm{P}_{2}$ | $\mathrm{P}_{3}$ | $\mathrm{O}_{0}$ | $\mathrm{O}_{1}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{3}$ |  |
|  | H | H | H | H | H | H | H | H |  |
| S | L | L | L | L | L | L | L | L |  |

$$
T / \bar{C}=H I G H ; P E=H I G H ; M R=L O W
$$

[^3]HEF4040B MSI

## 12-STAGE BINARY COUNTER

The HEF4040B is a 12 -stage binary ripple counter with a clock input ( $\overline{C P}$ ), an overriding asynchronous master reset input (MR) and twelve fully buffered outputs $\left(\mathrm{O}_{0}\right.$ to $\left.\mathrm{O}_{11}\right)$. The counter advances on the HIGH to LOW transition of $\overline{C P}$. A HIGH on MR clears all counter stages and forces all outputs LOW, independent of $\overline{C P}$.

(16] $15 \sqrt{14} \sqrt{13} \sqrt{12} \sqrt{11} \sqrt{10} \sqrt{9}$


HEF4040BP: $\mathbf{1 6 - l e a d ~ D I L ; ~ p l a s t i c ~ ( S O T - 3 8 Z ) . ~}$ HEF4040BD: 16 -lead DIL; ceramic (SOT-74).

PINNING
$\overline{C P} \quad$ clock input (HIGH to LOW edge-triggered)
MR master reset input (active HIGH)
$\mathrm{O}_{0}$ to $\mathrm{O}_{11}$ parallel outputs

LOGIC DIAGRAM


## TRIPLE 2-CHANNEL ANALOGUE MULTIPLEXER/DEMULTIPLEXER

The HEF4053B is a triple 2-channel analogue multiplexer/demultiplexer with a common enable input $(\bar{E})$. Each multiplexer/demultiplexer has two independent inputs/outputs $\left(Y_{0}\right.$ and $\left.Y_{1}\right)$, a common input/output $(Z)$, and select inputs $\left(S_{n}\right)$. Each also contains two-bidirectional analogue switches, each with one side connected to an independent input/output ( $Y_{0}$ and $Y_{1}$ ) and the other side connected to a common input/output (Z).
With E LOW, one of the two switches is selected (low impedance ON-state) by $\mathrm{S}_{\mathrm{n}}$. With E HIGH, all switches are in the high impedance OFF-state, independent of $\mathrm{S}_{\mathrm{A}}$ to $\mathrm{S}_{\mathrm{C}}$.
$\mathrm{V}_{D D}$ and $\mathrm{V}_{S S}$ are the supply voltage connections for the digital control inputs ( $\mathrm{S}_{\mathrm{A}}$ to $\mathrm{S}_{\mathrm{C}}$ and E ).
Their voltage limits are the same as for all other digital LOCMOS. The analogue inputs/outputs ( $\mathrm{Y}_{0}$, $Y_{1}$ and $Z$ ) can swing between $V_{D D}$ as a positive limit and $V_{E E}$ as a negative limit. $V_{D D}-V_{E E}$ may not exceed 15 V .
For operation as a digital multiplexer/demultiplexer, $\mathrm{V}_{\text {EE }}$ is connected to $\mathrm{V}_{\mathbf{S S}}$ (typically ground).


FUNCTION TABLE

| inputs |  | channel <br> $O N$ |
| :---: | :---: | :---: |
| $E$ | $S_{A}$ |  |
| $L$ | $L$ |  |
| $L$ | $Y_{O A}-Z_{A}$ |  |
| $H$ | $X$ | $Y_{1 A}-Z_{A}$ |
| none |  |  |

$H=$ HIGH state (the more positive voltage) $\mathrm{L}=\mathrm{LOW}$ state (the less positive voltage) $X=$ state is immaterial


HEF4555B
MSI

## DUAL 1-OF-4 DECODER/DEMULTIPLEXER

The HEF4555B is a dual 1-of-4 decoder/demultiplexer. Each has two address inputs ( $A_{0}$ and $A_{1}$ ), an active LOW enable input $(E)$ and four mutually exclusive outputs which are active $\mathrm{HIGH}\left(\mathrm{O}_{0}\right.$ to $\left.\mathrm{O}_{3}\right)$. When used as a decoder, E when HIGH, forces $\mathrm{O}_{0}$ to $\mathrm{O}_{3}$ LOW. When used as a demultiplexer, the appropriate output is selected by the data on $A_{0}$ and $A_{1}$. All unselected outputs are LOW.

7269544.1
$\sqrt{16} \sqrt{15} \sqrt{14} \sqrt{13} \sqrt{12} \sqrt{11} \sqrt{10} \sqrt{91}$

HEF4555B



HEF4555BP: 16 -lead DIL; plastic (SOT-38Z). HEF4555BD: 16 -lead DIL; ceramic (SOT-74).

| PINNING |  |
| :--- | :--- |
| $\bar{E}$ | enable inputs (active LOW) |
| $A_{0}$ and $A_{1}$ | address inputs |
| $\mathrm{O}_{0}$ to $\mathrm{O}_{3}$ | outputs (active HIGH) |

LOGIC DIAGRAM

7269728.1

TRUTH TABLE

| inputs |  |  | outputs |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\bar{E}$ | $A_{0}$ | $A_{1}$ | $O_{0}$ | $O_{1}$ | $O_{2}$ | $O_{3}$ |
| L | L | L | H | L | L | L |
| L | H | L | L | H | L | L |
| L | L | H | L | L | H | L |
| L | H | H | L | L | L | H |
| H | X | X | L | L | L | L |

$\mathrm{H}=$ HIGH state (the more positive voltage)
$\mathrm{L}=\mathrm{LOW}$ state (the less positive voltage)
$\mathrm{L}=$ LOW state (the less positive voltage)
$X=$ state is immaterial

HEF4556B MSI

The HEF4556B is a dual 1-of-4 decoder/demultiplexer. Each has two address inputs ( $A_{0}$ and $A_{1}$ ), an active LOW enable input ( $\bar{E}$ ) and four mutually exclusive outputs which are active LOW ( $\mathrm{O}_{0}$ to $\mathrm{O}_{3}$ ). When used as a decoder, E when HIGH, forces $\mathrm{O}_{0}$ to $\mathrm{O}_{3}$ HIGH. When used as a demultiplexer, the appropriate output is selected by the data on $A_{0}$ and $A_{1}$. All unselected outputs are HIGH.

7269544.1


HEF4556BP: 16-lead DIL; plastic (SOT-38Z). HEF4556BD: 16-lead DIL; ceramic (SOT-74).

## PINNING

$\bar{E}$
enable inputs (active LOW)
$A_{0}$ and $A_{1}$ address inputs
$\mathrm{O}_{0}$ to $\mathrm{O}_{3}$ outputs (active LOW)
LOGIC DIAGRAM


TRUTH TABLE

| inputs |  |  | outputs |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| E | $A_{0}$ | $\mathrm{A}_{1}$ | $\mathrm{O}_{0}$ | $\mathrm{O}_{1}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{3}$ |
| L | L | L | L | H | H | H |
| L | H | L | H | L | H | H |
| L | L | H | H | H | L | H |
| L | H | H | H | H | H | L |
| H | x | x | H | H | H | H |

$\mathrm{H}=\mathrm{HIGH}$ state (the more positive voltage)
$\mathrm{L}=\mathrm{LOW}$ state (the less positive voltage) $X=$ state is immaterial

HEF40097B

## buffers

The HEF40097B is a hex non-inverting buffer with 3 -state outputs. The 3 -state outputs are controlled by two enable inputs ( $\mathrm{EO}_{4}$ and $\mathrm{EO}_{2}$ ). A HIGH on $\mathrm{EO}_{4}$ causes four of the six buffer elements to assume a high impedance or OFF-state, regardless of the other input conditions and a HIGH on $\overline{\mathrm{EO}}_{2}$ causes the outputs of the remaining two buffer elements to assume a high impedance or OFF-state, regardless of the other input conditions.


| 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}} \overline{\mathrm{EO}}_{2}$ |  | 15 | $Z_{5}$ | ${ }_{1} 6$ | $z_{6}$ | 14 | $z_{4}$ |
|  | HEF40097B |  |  |  |  |  |  |
| $\overline{E O}_{4}$ | $1_{1}$ | $Z_{1}$ | $1_{2}$ | $z_{2}$ | 13 | $\mathrm{Z}_{3}$ | $\mathrm{V}_{\text {SS }}$ |
| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |

## PINNING

$I_{1}$ to $I_{6}$ buffer inputs
$\overline{\mathrm{EO}}_{4}, \overline{\mathrm{EO}}_{2}$ enable inputs (active LOW)
$Z_{1}$ to $Z_{6}$ buffer outputs (active HIGH)

LOGIC DIAGRAM

7269560.1

HEF40098B
buffers

## 3-STATE HEX INVERTING BUFFER

The HEF40098B is a hex inverting buffer with 3 -state outputs. The 3 -state outputs are controlled by two enable inputs ( $\overline{E O}_{4}$ and $\mathrm{EO}_{2}$ ). A HIGH on $\mathrm{EO}_{4}$ causes four of the six buffer elements to assume a high impedance or OFF-state regardless of the other input conditions and a HIGH on EO 2 causes the outputs of the remaining two buffer elements to assume a high impedance or OFF-state regardless of the other input conditions.


| 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{lllllllll}V_{D D} \overline{E O}_{2} & I_{5} & z_{5} & I_{6} & Z_{6} & I_{4} & z_{4}\end{array}$ |  |  |  |  |  |  |  |
| ) | HEF 40098B |  |  |  |  |  |  |
| $\overline{E O}_{4}$ | $1_{1}$ | $Z_{1}$ | 12 | $Z_{2}$ | 13 | $Z_{3}$ | $\mathrm{V}_{\text {SS }}$ |
| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |

7269521.1

## PINNING

$I_{1}$ to $I_{6}$ buffer inputs
$\overline{\mathrm{EO}}_{4}, \overline{\mathrm{EO}}_{2}$ enable inputs (active LOW)
$Z_{1}$ to $Z_{6}$ buffer outputs (active LOW)

LOGIC DIAGRAM

7269561.1

HEF40175B
MSI

## QUADRUPLE D-TYPE FLIP-FLOP

The HEF40175B is a quadruple edge-triggered D-type flip-flop with four data inputs ( $D_{0}$ to $D_{3}$ ), a clock input (CP), an overriding asynchronous master reset input (MR), four buffered outputs ( $O_{0}$ to $\mathrm{O}_{3}$ ), and four complementary buffered outputs ( $\overline{\mathrm{O}}_{0}$ to $\overline{\mathrm{O}}_{3}$ ). Information on $\mathrm{D}_{0}$ to $\mathrm{D}_{3}$ is transferred to $\mathrm{O}_{0}$ to $\mathrm{O}_{3}$ on the LOW to HIGH transition of CP if $\overline{M R}$ is HIGH. When LOW, MR resets all flip-flops $1 O_{0}$ to $O_{3}=L O W, \bar{O}_{0}$ to $\bar{O}_{3}=$ HIGH), independent of $C P$ and $D_{0}$ to $D_{3}$.



HEF40175BP: 16 -lead DIL; plastic (SOT-38Z). HEF40175BD: 16 -lead DIL; ceramic (SOT-74).

PINNING
$D_{0}$ to $D_{3}$
CP clock input (LOW to HIGH; edge-triggered)
$\overline{M R} \quad$ master reset input (active LOW)
$\mathrm{O}_{0}$ to $\mathrm{O}_{3}$ buffered outputs
$\overline{\mathrm{O}}_{0}$ to $\overline{\mathrm{O}}_{3}$ complementary buffered outputs

LOGIC DIAGRAM


54/7404
54H/74H04
54S/74S04
54LS/74LS04
ORDERING CODE (See Section 9 for further Package and Ordering Information.)

| PACKAGES | $\begin{gathered} \text { PIN } \\ \text { CONF. } \end{gathered}$ | COMMERCIAL RANGES$V_{C C}=5 \mathrm{~V} \pm 8 \mathrm{~m} ; \mathrm{T}_{\mathrm{A}}=00^{\circ} \mathrm{C} \text { to } \cdot 70^{\circ} \mathrm{C}$ |  | MILITARY RANGES$V_{C C}=5 V \pm 10 \% ; T_{A}=-55^{\circ} \mathrm{C} \text { to } \cdot 125^{\circ} \mathrm{C}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Plastic DIP | Fig. A Fig. A | $\begin{aligned} & \text { N7404N } \\ & \text { N74S04N } \end{aligned}$ | - N 74 H 04 N <br> - N74LS04N |  |  |
| Ceramic DIP | Fig. A <br> Fig. A | N7404F <br> N74S04F | - N74H04F <br> - N74LS04F | $\begin{aligned} & \text { S5404F } \\ & \text { S54S04F } \end{aligned}$ | - S54H04F <br> - S54LS04F |
| Flatpak | Fig. B Fig:A |  |  | $\begin{aligned} & \text { S5404W } \\ & \text { S54S04W } \end{aligned}$ | - S54H04W <br> - S54LS04W |

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE (See Note a)

| PINS |  | 54/74 | 54H/74H | 54S/74S | 54LS/74LS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Inputs | IIH $(\mu A)$ IIL (mA) | $\begin{gathered} 40 \\ -1.6 \end{gathered}$ | $\begin{gathered} 50 \\ -2.0 \end{gathered}$ | $\begin{gathered} 50 \\ -2.0 \end{gathered}$ | $\begin{gathered} 20 \\ -0.36 \end{gathered}$ |
| Outputs | IOH $(\mu \mathrm{A})$ Iol (mA) | $\begin{aligned} & -400 \\ & 16 \end{aligned}$ | $\begin{aligned} & -500 \\ & 20 \end{aligned}$ | $\begin{gathered} -1000 \\ 20 \end{gathered}$ | $\begin{aligned} & -400 \\ & 4 / 8(\mathrm{a}) \end{aligned}$ |

PIN CONFIGURATIONS



Figure B

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (See Note b)

| PARAMETER, |  | TEST CONDITIONS | 54/74 |  | 54H/74H |  | 54S/74S |  | 54LS/74LS |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |
| ICCH | Supply current |  | $\mathrm{V}_{\text {cc }}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |  | 12 |  | 26 |  | 24 |  | 2.5 | mA |
| ICCL | Supply current | $\mathrm{V}_{\text {CC }}=$ Max, $\mathrm{V}_{\text {IN }} \geq 4.5 \mathrm{~V}$ |  | 33 |  | 58 |  | 54 |  | 6.6 | mA |

AC CHARACTERISTICS $T_{A}=25^{\circ} \mathrm{C}$ (See Section 4 for Waveforms and Conditions.)

|  | ARAMETER | TEST CONDITIONS | 54/74 |  | 54H/74H |  | 548/74S |  | 5ALS/74LS |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & C_{\mathrm{L}}=15 \mathrm{pF} \\ & R_{\mathrm{L}}=400 \Omega \end{aligned}$ |  | $\begin{aligned} & C_{\mathrm{L}}=\mathbf{2 5 p F} \\ & \mathrm{R}_{\mathrm{L}}=280 \Omega \end{aligned}$ |  | $\begin{aligned} & C_{\mathrm{L}}=15 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=280 \mathrm{n} \end{aligned}$ |  | $\begin{aligned} & C_{L}=15 \mathrm{pF} \\ & R_{\mathrm{L}}=2 \mathrm{k} \Omega \end{aligned}$ |  |  |
|  |  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |
| tPLH | Propagation delay | Waveform 1 |  | 22 |  | 10 |  | 4.5 |  | 15 | ns |
| tPHL | Propagation delay | Waveform 1 |  | 15 |  | 10 |  | 5.0 |  | 15 | ns |

NOTE
a The slashed numbers indicate different parametric values for Mititary/Commercial

# 2708 <br> $8 \mathrm{~K}(1 \mathrm{~K} \times 8)$ UV ERASABLE PROM 

|  | Max. Power | Max. Access |
| :--- | :---: | :---: |
| 2708 | 800 mW | 450 ns |
| 2708 L | 425 mW | 450 ns |
| $2708-1$ | 800 mW | 350 ns |
| $2708-6$ | 800 mW | 550 ns |

- Low Power Dissipation - 425 mW Max. (2708L)
- Fast Access Time - $\mathbf{3 5 0} \mathbf{n s}$ Max. (2708-1)
- Static - No Clocks Required
- Data Inputs and Outputs TTL Compatible during both Read and Program Modes
- Three-State Outputs - OR-Tie Capability

The Intele 2708 is an 8182 -bit ultraviolet light erasable and electrically reprogrammable EPFOM, ideally sulted where fast turnaround and pattern experimentation are important requirements. All data inputs and outputs are TTL compatibie during both the read and program modes. The outputs are three-state, allowing direct interface with common system bus structures.
The 2708L at 425 mW is avallable for systerns requiring lower power dissipation than from the 2708. A power dissipation savings of over $30 \%$ withoui any sacrifice in speeci is obtained with the 2708L. The 2708L has high input noise immunity and is specified at $10 \%$ pcwer supply tolerance. A high-speed 2708-1 is also avaliable at 350 ns for microprocessors roquiring fast accesa times.
The 2708 family is fabricated with the N-channel silicon gate FAMOS technology and is avaliable in a $\mathbf{2 4}$-pin dual in-line package.

$2104 A$ FAMILY
$4096 \times 1$ BIT DYNAMIC RAM

|  | $2104 A-1$ | $2104 \mathrm{~A}-2$ | $2104 \mathrm{~A}-3$ | $2104 \mathrm{~A}-4$ |
| :--- | :---: | :---: | :---: | :---: |
| Max. Access Tlme (ns) | 150 | 200 | 250 | 300 |
| Mead, Write Cycte (ns) | 320 | 375 | 375 | 425 |
| Max. IDO (mA) | 35 | 32 | 30 | 30 |

Highest Density 4K RAM Industry Standard 16 Pin Package<br>- Low Power 4K RAM: \(\begin{array}{r}462 \mathrm{~mW} Operating<br>27 \mathrm{~mW} Standby\end{array}\)<br>All Inputs Including Clocks TTL Compatlble<br>$\$ 10 \%$ Tolerance on All Power Supplies $+12 \mathrm{~V}, 45 \mathrm{~V},-5 \mathrm{~V}$

\author{

- Refresh Period: 2 ms <br> - On-Chip Latches for Addresses, Chip Select and Data In <br> - Simple Memory Expansion: Chip Select <br> - Output is Three-State, TTL Compatible; Data is Latched and Valid into Next Cycle <br> - $\overline{\text { RAS-Only Refresh Operation }}$
}

The Intele 2104 A is a 4096 word by 1 bit MOS RAM fabricated with $N$-channel silicon gate technology for high performance and high functional density
The efficient design of the 2104A allows it to be packaged in the industry standard 16 pin dual-in-line package The 16 pin package provides the highest system bit densities and is compatible with widely avalable automated handing equipment
The use of the 16 pin package is made possible by multiplexing the 12 address bits (required to address 1 of 4096 bits) into the 2104 A on 6 address input pins The two 6 bit address words are latched into the 2104A by the two TTL clocks. Fiow Address Strobe ( $\overline{R A S})$ and Column Address Strobe (CAS) Non-critical clock timing reaurrements allow use of the multiplexing technique while maintaining high performance
A new unique dynamic storage cell provides high speed along with low power dissipation and wide voltage margins. The memory cell requires refreshing for data retention. Refreshing is most easily accomplished by performing a RAS-only refresh cycle or read cycle at each of the 64 row addresses every 2 milliseconds.
The 2104A is designed for page mode operation, $\overline{R A S}-$ only refresh, and $\overline{C A S}$-only deselect.



## Am9208

$1024 \times 8$ Read Only Memory

## DISTINCTIVE CHARACTERISTICS

- $1024 \times 8$ organization
- High speed -250 ns access time
- Fully capacitive inputs - simplified driving
- 2 fully programmable chip selects - increased flexibility
- Logic voltage levels compatible to TTL
- Three-state output buffers - simplified expansion
- Standard supply voltages $-+12 \mathrm{~V},+5.0 \mathrm{~V}$
- No $V_{B B}$ supply required
- N-channel silicon gate MOS technology
- 100\% MIL-STD-883 reliability assurance testing
- Direct plug-in replacement for Intel 8308/2308 and T. I. 4700


## FUNCTIONAL DESCRIPTION

The Am9208 devices are high performance, 8192 bit, static, mask programmed, read only memories. Each memory is implemented as 1024 words by 8 bits per word. This organi. zation simplifies the design of small memory systems and permits incremental memory sizes as small as 1024 words. The fast access times provided allow the ROM to service high performance microcomputer applications without staliing the processor.

Two Chip Select input signals are logically ANDed together to provide control of the output buffers. Each Chip Select polarity may be specified by the customer thus allowing the addressing of 4 memory chips without externa! gating. The outputs of unselected chips are turned off and assume a high impedance state. This permits wire-ORing with additional Am9208 devices and other three-state components.

These memories are fully static and require ne clock signals of any kind. A selected cinip will sutput data from a location specified by whatever address is present on the address input lines. The Am9208 is pin compatible with the Am9216 which is a $\mathbf{1 6 k}$-bit mask programmed ROM. Input and output voltage levels are compatible to TTL specifications, providing simplified interfacing.
(

ORDERING INFORMATION

| Package Type | Ambient Temperature <br> Specification | Access Time |  |  |
| :--- | :---: | :---: | :---: | :---: |
|  |  | 400 ns | 300 ns | 250 ns |
| Hermetic D!P | $0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant 70^{\circ} \mathrm{C}$ | Am9208BDC | Am9208CDC | Am@2n8DDC |
|  | $-55^{\circ} \mathrm{C} \leqslant \mathrm{T}_{A} \leqslant 125^{\circ} \mathrm{C}$ | Am9208BDM | Am9208CDM |  |

## Distinctive Characteristics

- Plug-in replacements for 8080A, 8080A-1, 8080A-2
- High-speed version with $1 \mu$ sec instruction cycle
- Military temperature range operation to $1.5 \mu \mathrm{sec}$

Ion-implanted, n-channel, silicon-gate MOS technology
3.2 mA of output drive at 0.4 V (two full TTL loads)

- 700 mV of high, 400 mV of low level noise immunity
- 820 mW maximum power dissipation at $\pm 5 \%$ power
- $100 \%$ reliability assurance testing to MIL-STD-883


## GENERAL DESCRIPTION

The Am9080A products are complete, general-purpose, singlechip digital processors. They are fixed instruction set, parallel, 8 -bit units fabricated with Advanced N-Channel Silicon Gate MOS technology. When combined with external memory and peripheral devices, powerful microcomputer systems are formed. The Am9080A may be used to perform a wide variety of operations, ranging from complex arithmetic calculations to character handling to bit control. Several versions are available offering a range of performance options.
The processor has a 16 -bit address bus that may be used to directly address up to 64 K bytes of memory. The memory may be any combination of read/write and read-only. Data are transferred into or out of the processor on a bi-directional 8 -bit data bus that is separate from the address lines. The data bus transfers instructions, data and status information between system devices. All transfers are handled using asynchronous handshaking controls so that any speed memory or I/O device are easily accommodated.

An accumulator plus six general purpose registers are available to the programmer. The six registers are ench 8 bits long and may be used singly or in pairs for both 8 and 16 -bit operations. The accumulator forms the primary working register and is the destination for many of the arithmetic and logic operations.
A general purpose push-down stack is an important part of the processor architecture. The contents of the stack reside in RAN memory and the control logic, including a 16 -bit stack pointer, is located on the processor chip. Subroutine call and return instructions automatically use the stack to store and retrieve the contents of the program counter. Push and Pop instructions allow direct use of the stack for storing operands, passing parameters and saving the machine state.
An asynchronous vectored interrupt capability is included to allow external signals to modify the instruction stream. The interrupting device may specify an interrupt instruction to be executed and may thus vector the program to a particular service location, or perform some other direct function. Direct memory access (DMA) capability is also included.



## INTERFACE SIGNAL DESCRIPTION

41. W2 The Clock inputs provide basic timing generation for all internal operations. They are non-overlapping two phase, high level signals. All other inputs to the processio are TTL compatible.
RESE The Reset input initializes the processor by clearing the program counter, the instruction register, the interrupt enable flip-flop and the hold acknow!adga flip-flop. The Reset signal should be active ior at least three clock periods. The general registers are not cleared.
HOLD The Hold input allows an external signal to cause the processor to relinquish control over the address lines and the data bus. When Hold goes active, the processor completes its current operation, activates the Hilda output, and puts the 3 -state address and data lines into their high-impedance state. The Hoiding device can then utiiize the address and data busses without interference.
READY The Ready input synchronizes the processor with external units. When Ready is absent, indicating the extenal operation is net complete, the processor will enter the Wait state. If will remain in the Wait state until tha clock cycle following the appearance cí Ready.
INT
The interrupt input signa! provides a mechanism for external devices to modity the instruction fiow of the program in progress. Interrupt requests are
handied efficiently with the vectored interrupt procedure and the general purpose stack. Interrupt processing is described in more detail on the next page.
$D_{0}-D_{7}$ The Data Bus is comprised of 8 bidirectional signal lines for transferring data, instructions and status information between the processor and all external units.
A0-A15 The Address Bus is comprised of 16 output signal lines used to address memory and peripheral devices.

SYNC The Sync output indicates the start of each processor cycle and the presence of processor status information on the data bus.
DBIN The Data Bus in output signal indicates that the bidirectional data bus is in the input mode and incoming data may be gated onto the Data Bus.
WAIT The Wait output indicates that the processor has entered the Wait state and is prepared to accept a Ready from the current external operation.
$\overline{W R} \quad$ The Write output irdicates the validity of output on the data bus during a write operation.
HLDA The Hold Acknowiedge output signal is a response to a Hold input. It indicates that processor activity has been suspended and the Address and Data Bus signals will enter their high impedance state.
INTE The Interrupt Enable output signal shows the status of the interrupt enable flip-flop, indicating whether or not the processor will accept interrupts.

## INSTRUCTION SET INTRODUCTION

The instructions executed by the Am9080A are variable length and may be one, two or three tyses long. The length is determined by the nature of the operation being performed and the addressing mode being used.

The instruction summary shows the number of successive memory bytes occupied by each instruction, the number of clock cycles required for the execution of the instruction, the binary coding of the first byte of aach instruction, the mnemonic coding used by assemblers and a brief description of each operation. Some branch-type instructions have two execution times depending on whether the conditional branch is taken or not. Some fields in the binary code are labeled with alphabetic abbreviations. That shown as vwv is the address pointer used in the one-byte Call instruction (RST). Those shown as ddd or sss designate destination and source register fields that may be filled as follows:

| 111 | A register |
| :--- | :--- |
| 000 | B register |
| 001 | C register |
| 010 | D register |
| 011 | E register |
| 100 | H register |
| 101 | L register |
| 110 | Memory |

The register diagram shows the internal registers that are directly available to the programmer. The accumulator is the primary working register for the processor and is a specified or implied operand in many instructions. All I/O operations take place via the accumulator. Registers H, L, D, E, B and C may be used singly or in the indicated pairs. The $H$ and $L$ pair is the implied address pointer for many instructions.
The Flag register stores the program status bits used by the conditional branch instructions: carry, zero, sign and parity. The fifth flag bit is the intermediate carry bit. The flags and the accumulator can be stored on or retrieved from the stack with a single instruction. Bit positions in the flag register when pushed onto the stack (PUSH PSW) are:

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | 0 | CY 1 | 0 | P | 1 | CY 2 |

where $S=\operatorname{sign}, \mathrm{Z}=$ zero, $\mathrm{CY} 1=$ intermediate carry, $\mathrm{P}=$ parity . $\mathrm{CY} 2=$ carry .

REGISTER DIAGRAM


During Sync time at the beginning of each instruction cysis the data bus contains operation status information that describes the machine cycle being executed. Positions for the status bits are:

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MEMR | INP | M1 | OUT | HLTA | STK | $\overline{\text { WO }}$ | INTA |

## STATUS DEFINITION:

INTA Interrupt Acknowledge. Occurs in response to an Interrupt input and indicates that the processor will be ready for an interrupt instruction on the data bus when DBiN goes true.
WO Write or Output indicated when signsl is low. When high, a Read or Input will occur.
STK Stack indicates that the content of the stack pcinter is on the address bus.
HLTA Halt Acknowiedze.
OUT Output instruction is being executed.
M1 First instruction byte is being fetcheo.
INP Irput instrustion is being executed.
MEMR Memory Resd oceration.

## INTERRUPT PROCESSING

When the processor interrupt mechanism is enabled (INTE=1), interrupt signals from external devices will be recognized unless the processor is in the Hold Stace. In haseding an inierrupt, the processor will complete the execution of the current instruction, disable further interrupts and respond with INTA status instead of executing the next sequential instructio: in the interrupted program.
The interrupting device should supply an instruction opcode to the processor during the next DBIN time after INTA status appears.
Any opcode moy be und except XTHL If the instruction supplied is a single byte inatruction, it wifi be executed. (The usual single byte instruction utilized is RST.) If the interrupt instruction is two or three bytes long, the next one or two processor cycles, as indicated by the DBIN signal, should be used by the external device to supply the succeeding byte(s) of the interrupt instruction. Note that INTA status from the processor is not present during these operations.
If the insarrupt instruction is not some form of CALL, it is executed normal!y by the processor except that the Program Counter is not incremented. The next instruction in the interrupted program is then fetched arsd axecused. Notice that the interrupt mechanism must be reenahled by the processor before another interrupr can occur.
If the interrupt instrustion is some form of CASLL it is executed normally. The Pregram Counter is stored and control trensferred to the inforrupt service subsoutine. This routine has responsibility for saving and restoring the marhine state and for re-enabling interrupts if desired. When the interrupt service is complete, a RETURN instruction will transiet control beck to the interrupted program.

INSTRUCTION SET SUMMARY


MAXIMUM RATINGS (Above which useful life may be impairedt

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | :---: |
| Ambient Temperature Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| All Signal Voltages With Respect to $\mathrm{V}_{\mathrm{BB}}$ | -0.3 V to +20 V |
| All Supply Voltages With Respect to $\mathrm{V}_{\mathrm{BB}}$ | -0.3 V to +20 V |
| Power Dissipation | $1.5 \% \mathrm{~W}$ |

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested nevertheless, that conventional precautions be observed during storage, handing and use in order to avouid exposure to excessive voltages.

OPERATING RANGE

| Part Number | $\mathrm{T}_{\mathrm{A}}$ | $\mathrm{V}_{\text {DD }}$ | $\mathrm{V}_{\text {CC }}$ | $\mathrm{V}_{\text {BB }}$ | $\mathrm{V}_{\text {SS }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Am9080A-XDC <br> C8080A-X | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $+12 \mathrm{~V}: 5 \%$ | $+5.0 \mathrm{~V}: 5 \%$ | $-5.0 \mathrm{~V}: 5 \%$ | 0 V |
| Am9080A-XDM | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $+12 \mathrm{~V}: 10 \%$ | $+5.0 \mathrm{~V}: 10 \%$ | $-5.0 \mathrm{~V}: 10 \%$ | 0 V |

No signal or supply voltage should ever be greater than 0.3 V more negative than $\mathrm{V}_{\mathrm{BB}}$

ELECTRICAL CHARACTERISTICS over operating range (note 1)

| Parameters | Description | Test Conditions |  |  | C8080A-X |  |  | Am9080A-XDC |  |  | Am9080A-XDM |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage |  |  |  | -1.0 |  | 0.8 | -1.0 |  | 0.8 | -1.0 |  | 0.8 | Votrs |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  |  |  | 3.3 |  | $\mathrm{vcc}^{+1}$ | 3.0 |  | $\mathrm{VCC}^{+1}$ | 3.0 |  | $\mathrm{VCC}^{+1}$ | Vots |
| $v_{\text {ILC }}$ | Input LOW Voltage. Clock |  |  |  | -1.0 |  | 0.8 | -1.0 |  | 0.8 | -1.0 |  | 0.8 | vate. |
| VIHC | Input HIGH Voltage. Clock |  |  |  | 9.0 |  | $\mathrm{V}_{\mathrm{DD}}+1$ | 9.0 |  | $\mathrm{V}_{\mathrm{DD}}+1$ | $V_{D D}-2$ |  | $V_{D D+1}$ | vists |
|  |  |  | m9080A. 4 |  |  |  |  | VOD- 2 |  | $V_{D D}+1$ |  |  |  |  |
| $\mathrm{VOL}_{\text {L }}$ | Output LOW Voltage | ${ }^{1} \mathrm{OL} \cdot 3.2 \mathrm{~mA}$ |  |  |  |  |  |  |  | 0.40 |  |  | 0.40 | Voits |
|  |  | $1 \mathrm{OL}=1.9 \mathrm{~mA}$ |  |  |  |  | 0.45 |  |  |  |  |  |  | Voin |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | ${ }^{1} \mathrm{OH}=-200 \mu \mathrm{~A}$ |  |  |  |  |  | 3.7 |  |  | 3.7 |  |  | Volts |
|  |  | ${ }^{1} \mathrm{OH}=-100 \mu \mathrm{~A}$ |  |  | 3.7 |  |  |  |  |  |  |  |  |  |
| 'dod (AV) | ${ }^{2}$ DD Supply Current. Average | Operating. Minimum Cloct Pariod | $\begin{array}{\|l} \text { Am9080A } \\ \text { Am9080A-2 } \\ \text { Am9080A-1 } \end{array}$ | $T_{A}=+25 \mathrm{C}$ |  | 40 |  |  | 30 | 45 |  | 30 | 50 | mA |
|  |  |  |  | $T_{A}=0 \mathrm{C}$ |  |  | 70 |  | 35 | 50 |  | 35 | 55 |  |
|  |  |  |  | $T_{A}=-55 \mathrm{C}$ |  |  |  |  |  |  |  | 45 | 70 |  |
|  |  |  | Ams080A 4 | $T_{A}=+25 C$ |  |  |  |  | 45 | 60 |  |  |  |  |
|  |  |  |  | $T_{A}=0 \mathrm{C}$ |  |  |  |  | 55 | 70 |  |  |  |  |
| ${ }^{\prime} \mathrm{CC}(\mathrm{AV})$ | ${ }^{\mathbf{V}}$ CC Supply Current, Average | Operating. Munimum Clock Period | Am9080A <br> Am9080A-2 <br> Am9080A-1 | $\mathrm{T}_{\mathrm{A}_{4}=+25 \mathrm{C}}$ |  | 60 |  |  | 25 | 30 |  | 15 | 35 | mid |
|  |  |  |  | $T_{A}=0 \mathrm{C}$ |  |  | 80 |  | 20 | 35 |  | 20 | 40 |  |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}^{\prime}=-55 \mathrm{C}}$ |  |  |  |  |  |  |  | 25 | 50 |  |
|  |  |  | Am9080A.4 | $\mathrm{T}_{A}+25 \mathrm{C}$ |  |  |  |  | 35 | 50 |  |  |  |  |
|  |  |  |  | $T_{A}=0 \mathrm{C}$ |  |  |  |  | 40 | 60 |  |  |  |  |
| 'BB ${ }^{(A V)}$ | VBB Supoly Current. Average | Operating. Minımum Clock Peric d |  |  |  |  | 1.0 |  |  | 1.0 |  |  | 1.0 | mi. |
| $I_{\text {IL }}$ | Input Leakage Current | (Note 4) |  |  |  |  | 110 |  |  | : 10 |  |  | $\cdot 10$ | 14. |
| ${ }^{\text {ICL }}$ | Clock Leakage Current | $V_{S S}<v_{0}<V_{D D}$ |  |  | , |  | - 10 |  |  | : 10 |  |  | :10 | 1 A |
| ${ }^{\prime} \mathrm{DL}$ | Data Bus Current. Input Mode (Note 2) | $\mathrm{V}_{\text {IN }} \leqslant \mathrm{V}_{\text {SS }}+0.8 \mathrm{~V}$ |  |  |  | , | -100 |  |  | $-100$ |  |  | $-100$ | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {IN }}>\mathrm{V}_{\text {SS }}+0.8 \mathrm{~V}$ |  |  |  |  | -2.0 |  |  | -2.0 |  |  | -2.0 | mA |
| ${ }^{\prime} \mathrm{FL}$ | Address and Data Bus Leakege in OFF State | $\mathrm{V}_{\mathrm{A} / \mathrm{D}}=\mathrm{v}_{\text {CC }}$ |  |  |  |  | 10 |  |  | 1.$)$ |  |  | 10 | $\cdots$ |
|  |  | $\mathrm{V}_{\text {A } / \mathrm{D}}=\mathrm{V}_{\text {SS }}$ |  |  |  |  | -100 |  |  | $-100$ |  |  | $-100$ | MA |

## CAPACITANCE

$f=1.0 \mathrm{MHz}$, inputs $=0 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}$
$V_{D D}=V_{C C}=V_{S S}=0 V, V_{B B}=-5.0 V$

| Parameters | Description | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\phi}$ | Clock Input Capacitance | 12 | 20 | pF |
| $\mathrm{C}_{1}$ | Input Capacitance | 4.0 | 8.0 | pF |
| $\mathrm{C}_{0}$ | Output Capacitance | 8.0 | 15 | pF |
| $\mathrm{Cl}_{1 / \mathrm{O}}$ | 1/O Capacitance | 10 | 18 | pF |

Am 9080A
SWITCHING CHARACTERISTICS over operating range
Borstom vonstoes are 90e0A specs which are axceeded.
Am9080A-4 Am9080A-1 Ams080A-2 Am9080A
C8080A-1 C8080A-2 C8080A

| Paramstes8 | Deecription | Test Conditions | 80, | Wers. |  | Max. | Mint. | Man. | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tDA | Clock \$2 to Address Out Dalay | $\begin{gathered} \text { Loed Capecitence } \\ =100 \mathrm{pF} \end{gathered}$ | , | 125 |  | 150 |  | 175 |  | 200 | ms |
| 90D | Clock $\$ 2$ to Data Out Delay |  |  | 140 |  | 180 |  | 200 |  | 220 | ns |
| tDI | Clazk ©2 to Data Bus Input Moda Delay | (Note 5) |  | tDF |  | ${ }^{\text {t }}$ DF |  | 'DF |  | ${ }^{\text {t }}$ DF | ns |
| PDS1 | Daxa in to Cicek \$1 Set-up Time | Both tDS1 and tDS2 must be setisfied | 10 |  | 10 |  | 20 |  | 30 |  | ns |
| PDS2 | Dats in $\$ 2$ Clack \$2 Set-u9 Time |  | 110 |  | 120 |  | 130 |  | 150 |  | ns |
| ${ }^{2} \mathrm{DC}$ | Clock to Control Ourput Deliny | Loed Cepecitence $=50 \mathrm{pF}$ |  | 100 |  | 110 |  | 120 |  | 120 | ns |
| ths | Resciy to Clisck $\$ 2$ Set-up Time |  | 80 |  | 90 |  | 30 |  | 120 |  | ns |
| ${ }_{4}$ | Click $\mathbf{c}_{2}$ to Contral Signal Hold Time |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| ${ }^{15}$ | Interrupi to Ciock $\phi 2$ Sat-up Time |  | 90 |  | 100 |  | 100 |  | 120 |  | ns |
| ${ }^{\text {HS }}$ | Hold to Clock $\$ 2$ Set-up Time |  | 130 |  | 120 |  | 120 |  | 140 |  | ns |
| ${ }_{1} \mathrm{IE}$ | Clock \$2 \%o INTE Delay | Losd Capecitance $=50 \mathrm{pF}$ |  | 100 |  | 200 |  | 200 |  | 200 | ns |
| 4 \% | Ciock $\$ 2$ to Addreas/Data OFF Delay |  | 100 |  |  | 120 |  | 120 |  | 120 | ก8 |
| ${ }^{\text {8 }} \mathrm{DF}$ | Clock $\$ 2$ to D8in Delay | Load Capacitance $=50 \mathrm{pF}$ | 25 | 110 | 25 | 130 | 25 | 140 | 25 | 140 | ns |
| ${ }^{2}$ | Clock $\$ 2$ to Data in Hold Time | (Note 5) | - | - | - | - | - | - | - | - | ns |
| tains | Addreas Valid to Writs Delay | (Note 3) | - | - | - | - | - | - | - | - | ns |
| T0\%; | Output Dete Valid to Write Doiny, | (Note 8) | - | - | - | - | - | - | - | - | ns |
| ${ }^{1 \mathrm{KA}}$ | Address Valia so Write Increment | (Note 8) |  | 90 |  | 110 |  | 130 |  | 140 | ns |
| \%K? | Output Trete Valid to Wirite-increntest | (Note 3) |  | \$30 |  | 150 |  | 170 |  | 170 | ns |
| WWA | Write to Address Inveitid Dalay | (Note 3) | - | - | - | - | - | - | - | - | ns |
| TN: | Writa to Outrut Oate invalid Dalay | (Note 8) | - | - | - | - | - | - | - | - | ns |
| $\mathrm{PHF}^{-}$ | HLDA to Acidress/Data OFF Dalay | (Note 9) | - | - | - | - | - | - | - | - | ns |
| 8ix\% | Writa to Adrirsas/Dati OFF Deloy | (Note 9) | - | - | - | - | - | - | - | - | ns |
| ${ }^{1} \mathrm{KH}$ | HLDA to Acdress/Daca OFF Incrumint | (Note 3)... |  | 40 |  | 50 |  | 50 |  | 50 | ns |
| tAH | DBiN to Adrirass Hold Time |  | 0 |  | -20 |  | -20 |  | -20 |  | ns |

Netes: 1. Typical values ara at $T_{A}=25^{\circ} \mathrm{C}$, nominal mpply voltages and nominal processing paramerars
. Pull-up cwices aris connected to the Data Bus lines when the input sipisl is high du-irg DBiN vimy. When awitching the input from HIGH-to-LOW atransier current mugt ba absorbed by the driving riecice unsil the input meches a LOW level.
Timing rafsirer co twals -
Clocks: $\quad \mathrm{H} \mid \mathrm{SH}=8.0 \mathrm{~V}$, LOW $=1.0 \mathrm{~V}$
nputs: $\mathrm{HIGH}=3.3 \mathrm{~V}, \mathrm{~L}$ OW $=0.8 \mathrm{~V}$
Outpyta: $\mathrm{HIGM}=2.0 \mathrm{~V}$, LOW $=\mathrm{CBV}$
. Control inputs irpress curcents on the driving signal during HIGH-to LO'\% transitions. Values ahown are for logic high or fogic tow levele. Peak current during tre isition is us much as 9.0 mA
Bus conteritio: carinot occur and deta hold times are edequeta when D3IN is used to enable Data In. TDH is the smaller of SOns or tDF.
AESET should remain activa for at learr three clock periods.
With intrrrupts snabled, tha interrupted instr: ction will be one with an interrupt irgut atabie during bie indicated interval of the lest elock period of the pracesding instructicn. Additional aynciranization not necessar,

TDW = tcy-t)3-tro2-tKD
For HLCiA: Of: ${ }^{*}+4 D={ }^{t} W A=t_{D 3}{ }^{+} t_{r} \phi 2+10 \mathrm{~ns}$
For HLDA On: ${ }^{T}$ WID $={ }^{\text {tWA }}$ WA ${ }^{\text {WWF }}$



This chart presents relative tir.,ing wav form relationships ancé does not show actual processor aperatiog cycles.

Am9080A


CLOCK SWITCHING CHAPRACTERISTICS over operating range


## APPENDIX 6: WRITING OF TEST PROGRAMS WITH THE EXERCISER.

601. Scope.

The exerciser is provided with a RAM and keyboard that can also be used to write test programs with the aid of the so-called Monitor program. As stated above, the Monitor program is accessed by pushing [M], whereupon the display shows *MONITOR. The Monitor knows three commands, viz:
[E] for Execute, to be followed by a 4-digit address
[A] for Alter, also to be followed by an address and
[B] for setting Breakpoincs to retain control over the program during debugging.
The Exerciser remains in the set mode till a Reset is given [R]。
The main use for the Monitor program would be to be able to execute additional programs which may be developed later and to calculate the checksums of ROMs of older types and the ROMs of the Key Manufacturing Program if incorporated; this is dose by typing in the programs as listed below, giving a Reset and next typing in $[M]$ for sccess to the Monitor, next typing in [A] for start address axd the program itself, followed by [Rj for Reset, [M] for access to Monitor and finally [E] followed by the start address to execute the typed-in program. The RAM in the Exerciser has space between 1000 and 15 FF ; for the ramsinder see the Memory Map in the listing of the Test programs, section 12. The Instruction Set (OpCodes and Mnemonics) for programing the 8080 microprocessor are listed in Annex 4.

It is also possible to use the Exerciser to examine the aata found at addresses in the crype module itself (RAMs, ROMs and Input/Output addresses) in the $[\mathrm{A}]$ wode for Alter. In the alter mode, the address can be incremented by using [P] for Plus and decremented by using [M] for Minus. This facility can be used for gaining information on stored subroutines and checking a

602. CALCULATING THE CHECK SUM OF AN INDIVIDUATAKOM.
 PUSV: [R] FOR RESET,
PUSH [M] FOR MONITOR.
PUSH [AJFPR ADDRESE.
ENTER STARTADDRESS: [1] [0] [0] [0].
ENTER CODES AS LISTED BELOW by typing : [0] [1] [P]
[F] [4] [E] etc.


PUSH [X] FOR RESET
PUSH [M] FOR MONITOR
PUSH [E] FOR EXECUTE
RESULT APPEARS IN DISPLAY.
603. CALCULATE TOTAL RHDCXSUE

The following prograw will calnulate the sheckpuin of alk $\$ 208$ gim a Memory Board. There is a difference in the number of Roma on a gaazat there may be 7 or 8 ROMs mounted.

PUSH [R] FOR RESET
PUSH [M] FOR MONTTOR
PUSH [A] FOR ANDRESS
ENTER [1] [1] [0j iO] FOR STARTADRESS
ENTER CODES AS LISTED BELOW BY TYPING: [2] [1] [P]


HLT
PUSH [X] FOR RESET
PUSH [M] FOR MONTTOR
PUSH [E] FOR EYECUTE
ENTER ADDRESS "I100" FOR CALCEZATION
RESULT APPEARS IN DIEPLAY.


[^0]:    Positive Compare

[^1]:    *Specifications describe the instrument's warranted performance. Supplemental characteristics (shown in italics) are intended to provide information useful in applying the instrument, but are non-warranted performance parameters.

[^2]:    H $=$ HIGH state (the more positive voltage)
    $\mathrm{L}=$ LOW state (the less positive voltage)
    $X=$ state is immaterial
    $\delta=$ positive-going transition
    V = negative-going transition
    $D_{n}=$ either HIGH or LOW
    $\mathrm{n}=$ number of clock pulse transitions

[^3]:    $n=$ number of clock puise transitions
    $\delta=$ positive-going transition
    \ = negative-going transition

